eSim 2.6 Release

A Big Milestone for FOSSEE eSim - eSim 2.6 IS HERE!

The release of eSim 2.6 is bringing exciting improvements, enhanced workflows, and new capabilities to our open-source Electronic Design Automation (EDA) tool developed by the FOSSEE Project, IIT Bombay.

Download eSim 2.6: https://esim.fossee.in/downloads
Explore eSim 2.6 Release Notes: https://github.com/FOSSEE/eSim/releases/tag/v2.6

What's New in eSim 2.6?

• Refreshed User Interface
• Enhanced Simulation and Waveform Analysis
• Improved HDL Workflows and Icarus Verilog Support
• Compatibility with Newer KiCad Versions
• IHP OpenPDK Support
• Native Windows Installer
• Reduced Installer Size
• OpenROAD Integration (Work in Progress)

Celebrating the Team Behind the Release:

A special shout-out to Varadha RS, Akshat Sharma, and more than 100 hardworking interns for their dedication and contributions to eSim 2.6. From implementing new features and resolving issues to testing workflows and improving usability, their efforts have helped bring this release to life.

A heartfelt thank you to all eSim and FOSSEE team members for their invaluable contributions, technical expertise, guidance, and continued support. Every contribution matter, and milestones like this are the result of collaboration, persistence, and teamwork.

Acknowledging Our Supporters

Our sincere gratitude goes to the FOSSEE Project, Indian Institute of Technology Bombay, National Mission on Education Through ICT (NMEICT), and the Ministry of Education, Government of India, New Delhi, for their continued support in advancing open-source engineering tools and education.

Building the Future of Open-Source EDA

At FOSSEE, IIT Bombay, we are committed to making circuit design, simulation, PCB design, and semiconductor design more accessible through open-source technologies.

Thank you to everyone who has been part of this journey. Special thanks to our collaborators and the wider open-source community:

• Wladek Grabinski, 
• Steve Hoover, 
• Indira Iyer Almeida
• OpenPDK IHP - Leibniz Institute for High-Performance Microelectronics
• The OpenROAD Project

APCI Program: SBMicro Projects

APCI Program

Support for SBMicro Integrated Circuit Projects

TAB: Universities Involved in IC Design and EDA/CAD Tool Development

University	#Profs	#PhDs	#MSCs
CEFET-MG - Centro Federal de Educação Tecnológica de Minas Gerais	8	0	3
CEFET-RJ - Federal Center for Technological Education Celso Suckow da Fonseca	2	1	0
FEI - Centro Universitário da FEI	2	0	3
FURG - Universidade Federal do Rio Grande	3	1	1
IFSP - Instituto Federal de São Paulo	5	0	0
ITA - Instituto Tecnológico de Aeronáutica	10	0	5
PUCRS - Pontifícia Universidade Católica do Rio Grande Do Sul	8	15	9
UCPEL - Universidade Católica de Pelotas	3	0	6
UEA - Universidade do Estado do Amazonas	1	0	0
UERGS - State University of Rio Grande do Sul	5	0	0
UFABC - Federal University of ABC	6	0	2
UFAM - Universidade Federal de Manaus	4	4	0
UFBA - Universidade Federal da Bahia	5	13	8
UFC - Universidade Federal do Ceará	3	5	3
UFERSA - Mossoró	1	0	4
UFERSA - Pau dos Ferros	5	1	3
UFG - Federal University of Goiás	8	1	0
UFMG - Universidade Federal de Minas Gerais	6	3	9
UFPB - Universidade Federal da Paraíba	1	1	2
UFPEL - Universidade Federal de Pelotas	13	13	2
UFPR - Universidade Federal do Paraná	7	2	5
UFRGS - Universidade Federal do Rio Grande do Sul	17	32	45
UFRJ - Federal University of Rio de Janeiro	6	2	4
UFRN - Federal University of Rio Grande do Norte	4	3	2
UFS - Universidade Federal do Sergipe	3	0	1
UFSC - Universidade Federal de Santa Catarina	11	12	11
UFSM - Universidade Federal de Santa Maria	8	0	5
UFV - Universidade Federal de Viçosa	2	3	3
UNB - Universidade de Brasília	9	3	9
UNESP - Universidade Estadual Paulista	4	0	1
UNICAMP - Universidade Estadual de Campinas	8	16	21
UNIFEI - Universidade Federal de Itajubá	7	2	3
UNIFEI - Itabira	3	0	3
UNIPAMPA - Universidade Federal do Pampa	4	0	2
UNISANTOS - Universidade Católica de Santos	1	0	0
UNISINOS - Universidade do Vale do Rio dos Sinos	3	0	3
UNIVALI - Universidade do Vale do Itajaí	3	0	3
USP - Universidade de São Paulo	8	1	12
USP-EESC - Escola de Engenharia de São Carlos	3	1	2
UTFPR - Universidade Tecnológica Federal do Paraná	1	0	0

[REF] Report: Strengthening EU-Brazil bilateral know-how of semiconductor sector technologyand possibilities for cooperation on trade and R&D (July 2023)

[ICTA2026 ] Special OpenPDK Session

IEEE International Conference on Integrated Circuits, Technologies & Applications

ICTA 2026 Special Session “OpenPDK - Global FOSS Scholar Platform"

21st - 24th (Wed - Sat) October 2026

Grand Copthorne Waterfront Hotel, Singapore

The OpenPDK initiative delivers a global FOSS Scholar Platform supporting analog/RF, mixed‑signal, and digital IC design. Central to this effort are accurate SPICE models for low‑power sensing MOSFETs, RF HBTs, and emerging RRAM devices, validated across cryogenic temperatures for space and quantum‑computing applications. The initiative also advances Verilog‑A compact‑model standardization, ensuring result reproducibility and seamless integration into open‑source design flows. Supported by the EU Chips JU, OpenPDK fosters collaboration among academia, startups, and industry, while providing FOSS IC‑design tools covering schematic capture, simulation, layout, and verification up to tape‑out. Similar to the EU Chips JU program, Zhejiang CoreXin in China offers an open‑source PDK together with tape‑out services for its 55nm CMOS process. To accelerate the semiconductor‑industry development across the Asia‑Pacific and Southeast‑Asia regions, semiconductor model development and parameter extraction techniques should be pursued in a more focused manner. This special session brings together experts to present and discuss advances in device characterization, compact modeling, simulation methodologies, and validation techniques for a broad range of solid‑state devices, including Si, III/V semiconductors, power devices, nanoscale structures, and emerging 2.5D/3D advanced packaging technologies [ read more...]

ICTA 2026 Special OpenPDK Session Presenters

• SPICE/Verilog-A standard models and OpenPDK practice
  Wladek Grabinski, GMC Consulting, Switzerland
• Open-Source Ecosystem Updates and Semiconductor Design Development Programs in Japan
  Jun-ichi Okamura, AIST Solutions, OpenSUSI, Japan
• Open-Source EDA Meets Industrial IC Design
  Ehrenfried Seebacher, ams-OSRAM AG, Austria
• Building an Open-Source Process Platform, Empowering VLSI Innovation and Development
  Da Zhang, Zhejiang University/CTO, Zhejiang Chuangxin Integrated Process Platform, China
• From Silicon to Design: Intelligent Measurement and Modeling for DTCO
  Yutao Ma, VP of R&D, Primarius Technologies. Ltd. China
• Beyond Moore, Application-Driven IC Innovation International Cooperation Opportunities at NICE
  Alex Gu, National Innovation Center Par Excellence (NICE), China
• 2.5D/3D IC: AI+EDA Reshaping the System-Design-Technology Co0ptimization (STCO) Paradigm for Advanced Packaging
  Alex Zhao, Founder/CEO Zhuhai SiChip Technology Co., Ltd., China
• Modelling of semiconductor devices: the heart of innovation bridging academia and industrial applications
  Fujiang Lin, University of Science and Technology of China (USTC), China

Special OpenPDK Session progeam include the panel discussion: 

How to have a close loop for PDK, EDA, PDA and ICS simulation?

[ read more...]

Schematic to Silicon with Mini MOSbius

Zero To ASIC Course and Tiny Tapeout by Matt Venn

Schematic to Silicon with Mini MOSbius 

https://www.youtube.com/watch?v=NM5cLWYWqG0

Take Matt Venn TT course: 

https://www.zerotoasiccourse.com/

Buy a copy of Mini MOSbius, part of the TT IP library, here: 

https://store.tinytapeout.com/products/TTSKY25b-Development-Kit-p849160072

Check the configurator: 

https://github.com/mattvenn/mini-mosbius-configurator

Mini MOSbius is available on these chips

• [OK] TTSKY25a - delivered July 2026 - available in the store
• [OK] TTSKY25b - delivered August 2026 - available in the store
• TTSKY26b - tapeout May 2026
• TTSKY26c - tapeout September 2026
• GF180 - will be taped out December 2026

and finally check out the original MOSBius: https://mosbius.org/ If you are interested to acquire MOSbius kits, review the express license and email Peter Kinget for kit availability before placing an order.

[paper] Open Source EZ130 8T standard cell library

Oscar Castaneda, Lavinia Recchioni, Tobias Senti, Flurin Cahenzli, Marco Ferroni, Thorben Heekenjann, Robert Kenter, Stefan Odermatt, Daniel Richner, Gabriel Altendorfer, Davide Cannone, Miguel Correa, Ivan Herger, Lars Kroger, Nicolas Nanzer, Darja Nonaca, Christopher Reinwardt, Lukas Winklhofer, Enrico Zelioli, Yiheng Zhang, Yingxue Zhang, Domenic Keller, Seyed Hadi Mirfarshbafan, Zerun Jiang, Beat Muheim, Arianna Rubino, Jeremy Guichemerre, Frank K. Gurkaynak, and Christoph Studer

An Open-Source Standard-Cell Library for IHP 130 nm Developed by Students

arXiv:2609.29965v1 [cs.AR] 24 Sep 2026

1. Department of Information Technology and Electrical Engineering, ETH Zurich, Switzerland

* The open-source EZ130 8T standard-cell library is available at https://ez.ethz.ch

Abstract: Standard-cell libraries form the critical interface between transistor-level circuit design and automated digital design flows, yet their design and characterization are rarely covered in depth in digital VLSI courses. This paper presents VLSI 5, a graduate-level course at ETH Zurich in which students design, lay out, characterize, and integrate their own standard cells using IHP’s open-source 130 nm SG13G2 process design kit. In the first course offering, 19 students developed EZ130 8T, an open-source eight-track standard-cell library comprising 220 cells. We evaluate successive library versions using eight synthesis benchmarks, across which EZ130 8T achieves significant area reduction compared to the SG13G2 library at competitive timing. For a postlayout 8×8 matrix-vector multiplier, EZ130 8T reduces cell area by 35% and energy by 39% while maintaining virtually the same clock period. The library has already been adopted in other ETH Zurich VLSI courses, enabling the creation of chips entirely designed by students down to the transistor level.

FIG: a.) ETH Zurich course series on digital VLSI design. By teaching students to create a standard-cell library, the new VLSI 5 course closes the gap between transistor-level and HDL-level IC design;
b.) and c.) Layout of two example standard cells from the EZ130 8T library.

Aknowlegements: This work has received funding from the Swiss State Secretariat for Education, Research, and Innovation (SERI) under the SwissChips initiative. The authors thank Cadence for their support by providing licenses to design and characterize the EZ library. The authors also thank H. Pretl, T. Benz, and P. Sauter for their feedback on preliminary versions of the EZ library.

[webinar] Colombia in OpenSilicon Age

IEEE SSCS: Colombia in OpenSilicon Age

• Date: Thursday, October 8, 2026
• Time: 1:00 PM – 2:30 PM (Colombia, GMT-5)
• Platform: Cisco Webex
• Access: Free/Open access

This open online event is the first IEEE SSCS Colombia session. It shares a vision for creating a strong microelectronics ecosystem in Colombia by bringing universities and industry together and helping develop highly skilled engineers. The event will review the current state of microelectronics in Colombia, discuss the future of integrated circuit (IC) design, present recent semiconductor policy initiatives, and explain the goals of the IEEE SSCS Colombia chapter. Speakers from Colombia and abroad will share their experience in IC design, open-source silicon, semiconductor education, and industry development. The session aims to encourage collaboration between academia, industry, and government to support the growth of the semiconductor sector in Colombia.

Featured Panelists and Keynote Speakers

• Made in Colombia: Review of Colombian Microelectronics
  Javier Ardila, Onsilicon, UIS and President, IEEE SSCS
• ColombiaThe Global Map of CI Design: Tools, Foundry and Methodology
  Hugo Hernández, Teradar, Boston, MA
• OpenSilicon Opportunities
  Fernando Guarín IEEE Division 1
• Bill for the promotion of the electronics and semiconductor industry
  Lorena García Founder, Colombian Network of Electronics and Semiconductors

[FOSS] AI IC Designs

Harald Pretl, Kevin Cameron, Jun‑ichi Okamura

FOSS AI IC Designs Examples

Intensive work over last three months was carried out by Prof. Harald Pretl together with an AI coding agent, thru which a substantial chip‑design knowledge base was built. At this stage, the AI agent is able to design, simulate, and layout a low‑noise, low‑voltage bandgap reference plus LDO with minimal manual intervention (along with many additional circuits that will be showcased later). The rapid progress in capability development is highly impressive.

The entire implementation was performed in OpenPDK 130nm CMOS using IIC‑OSIC‑TOOLS with almost no human involvement. The resulting layout is densely packed, the floorplan is coherent, and a manually created version would not differ significantly. Dummy structures were inserted for matching, and common‑centroid placement was applied to critical MOSFET devices.

Significant progress has also been achieved by Kevin Cameron, primarily on the simulation side, covering complete digital and AMS/RF domains. The work described in the linked repository has been developed and advanced accordingly, with sv2ghdl, which translates SystemVerilog RTL into VHDL for use with GHDL and NVC simulators. The generated VHDL leverages simulator extensions that go beyond what SystemVerilog offers, including multi‑UDN wires, bidirectional components, and improved unknown‑state handling

<https://github.com/kev-cam/sv2ghdl/blob/main/README.md>

A beta version of an automatic P&R tool for the OpenPDK TR‑1um was developed by Jun‑ichi Okamura using Claude AI and FOSS KLayout API and accompanying verification scripts. The flow is based on the newly updated standard‑cell library, incorporating both LEF and Liberty files, and STA analysis is now supported. Regression testing was carried out on three designs: I²C, SPI, and TD4

<https://lnkd.in/gMy3ThYm>

The synthesis and automatic P&R of TD4, an educational 4‑bit CPU, were completed by Jun‑ichi Okamura using Claude AI and the OpenPDK TR‑1um flow. A custom 8×16 register file was designed, the standard‑cell height was reduced, and a simplified Liberty (.lib) file was created to enable static timing analysis. The final chip implementation is made up of 4225 devices.

[release] IHP Open ADK

IHP Open Assembly Design Kit 

(#OpenAKD)

https://github.com/IHP-GmbH/IHP-Open-ADK

is preview ready and officially available on the IHP GitHub. This release comes with several tools to enable the workflow, including the IHP open source interposer technology process (OpenIntM4TM2). It is Assembly-level Design Kit (OpenADK) for heterogeneous chiplet integration. The OpenADK operates one abstraction layer above all process‑specific PDKs, providing the rule set and assembly tooling that define chiplet placement, routing, and interposer‑level connectivity. The interposer and the chiplet dies remain ordinary PDKs.

Status Warning ADK is currently a preview release only! v0.2.0. The KLayout assembly DRC, its runner, the KiCad DRU generator, and the IHP interposer adapter are implemented and exercised by the regression suite.

● Current ADK documentation

https://ihp-open-adk-docs.readthedocs.io/en/latest/index.html

● Quick start ADK commands

https://ihp-open-adk-docs.readthedocs.io/en/latest/quickstart.html

[VACASK] device-level transient noise analysis

VACASK, a free and open-source analog circuit simulator, now does device-level transient noise analysis. As far as I know, this is a first among FOSS circuit simulators. Ngspice has had source-based transient noise for a while, but the user has to wire noise sources into the circuit by hand. In VACASK, every resistor, diode, and transistor contributes its own white (thermal and shot) and flicker (1/f) noise automatically during the transient run, the way Spectre and other commercial RF simulators do it.

Why it matters: this lets you actually see how noise shapes the behavior of oscillators, PLLs, mixers, and sampling circuits in the time domain, not just as an abstract spectral quantity.

Quick demo on an LC oscillator at fosc=245kHz:

Top: power spectral density of the output

Middle: single-sideband phase noise (SSB PSD)

Bottom: phase jitter accumulating over time

Having this in a FOSS tool opens the door for students, hobbyists, and researchers to run the same analyses that were previously gated behind five and six-figure licenses.

Árpád Bűrmen, the lead VACASK developer, would love to hear from anyone working on analog/RF simulation. 

What would you put it through first?

https://codeberg.org/arpadbuermen/VACASK

#OpenSource #AnalogDesign #CircuitSimulation #RFDesign #EDA

Revolution EDA Mistral AI Experiments

Revolution EDA MistralAI Experiments

by Murat Eskiyerli  

There was a recent article by Prof Razavi, where the problems of Large Language Models in identifying various analogue integrated circuit blocks were recounted.

Revolution EDA uses structured JSON data format to store design files. JSON also happens to be very easy for LLMs to parse and understand. In fact, Mistral AI has a JSON mode. Mistral AI is the latest addition to the growing number of LLMs that Revolution EDA is able to use.

We did ask a few questions to Mistral AI to test its understanding of designs in Revolution EDA and its potential to help designers. The results have been very encouraging. The future analogue integrated circuit designers will be able to use large language models like Mistral AI to quickly gain understanding of a circuit and improve on it.

The transcription below is taken exactly from the interaction with Mistral AI except for small formatting changes [read more...]

[paper] Multi-Agent Self-Evolved ABC

Cunxi Yu and Haoxing Ren

Autonomous Evolution of EDA Tools: Multi-Agent Self-Evolved ABC

In 63rd ACM/IEEE Design Automation Conference (DAC ’26)

July 26–29, 2026, Long Beach, CA

DOI: 10.1145/3770743.3804221

Abstract: This paper introduces the first self-evolving logic synthesis framework, which leverages Large Language Model (LLM) agents to autonomously improve the source code of ABC, the widely adopted logic synthesis system. Our framework operates on the entire integrated ABC codebase, and the output repository preserves its single-binary execution model and command interface. In the initial evolution cycle, we bootstrap the system using existing prior open-source synthesis components, covering flow tuning, logic minimization, and technology mapping, but without manually injecting new heuristics. On top of this foundation, a team of LLM-based agents iteratively rewrites and evolves specific sub-components of ABC following our “programming guidance“ prompts under a unified correctness and QoR-driven evaluation loop. Each evolution cycle proposes code modifications, compiles the integrated binary, validates correctness, and evaluates quality-of-results (QoR) on multi-suite benchmarks including ISCAS 85/89/99, VTR, EPFL, and IWLS 2005. Through continuous feedback, the system discovers optimizations beyond human-designed heuristics, effectively learning new synthesis strategies that enhance QoR. We detail the architecture of this self-improving system, its integration with ABC, and results demonstrating that the framework can autonomously and progressively improve EDA tool at full million-line scale.

Fig: Overview of the multi-agent self-evolving framework for ABC. Specialized LLM agents evolve distinct subsystems (flow optimization, core algorithms, and mapping), with each iteration undergoing compilation, formal CEC verification, and full QoR evaluation. A planning agent coordinates global decisions, a coding agent implements edits, and all agents follow a shared rulebase and unified evaluation pipeline to enable coordinated, correctness-preserving improvements.

Acknowledgment: The authors would like to thank Prof. Zhiru Zhang and his students for their valuable feedback and insightful discussions.

[OpenSUSI] Kicks off Five-Year Plan

Industry-Academia Collaboration Project Launches for Real Chip Manufacturing 

Using NDA-Free PDK - Tokai Rika, Kyushu University, AIST Solutions, 

OpenSUSI Kicks Off Five-Year Plan for FY2026

Tokai Rika Co., Ltd., Kyushu University, AIST Solutions Co., Ltd., and OpenSUSI have announced a joint project on a five-year plan to develop semiconductor human resources and verify their implementation through industry-academia collaboration to actually manufacture chips using PDK (Process Design Kit) that does not rely on NDAs (non-disclosure agreements). The 2026 launch ceremony was held. The biggest feature of this project is that it allows students to experience a series of processes from design to chip manufacturing under an open design environment using NDA-free PDKs #OpenPDKs

Positioning and future development in FY2026 as the first year that this project will be fully developed over a five-year span. Based on an open design and manufacturing environment utilizing NDA-free PDK #OpenPDK, we will continue and develop the following initiatives:

• Continuation and advancement of hands-on semiconductor human resource development
• Providing opportunities for actual chip manufacturing and verification using NDA-free PDK
• Building a practical and highly reproducible education and implementation model through industry-academia integration
• In exchange for the cost support for this program, we will embed the company's logo on the prototype chip to spread awareness of semiconductor design human resource development as a social contribution activity

(From left) Junichi Okamura, Representative Director of OpenSUSI, 

Haruichi Kanaya, Professor of Kyushu University, 

Taketoshi Sakurai, Executive Officer of Tokai Rika, 

and Seiji Osaka, President and CEO of AIST Solutions

If you are interested or interested in this matter, please contact us at:

OpenSUSI Secretariat <secretary@opensusi.org>

 

[DATE2026] Open Source Related Talks

DATE 2026 Verona, Italy

Open Source Related Talks

Monday, 20 April - Wednesday, 22 April 2026

<https://date26.date-conference.com/programme>

Label	Title	Authors
TS02.8	ML-DSA-OSH: An Efficient, Open-Source Hardware Implementation of ML-DSA	Quinten Norga; Suparna Kundu; Ingrid Verbauwhede
LK03	Democratizing Silicon: The Rise of Open-Source EDA and Europe’s Strategic Roadmap	Luca Benini
TS10.1	PICOSNN: Partially Incoherent Configurable Optical Computing Architecture for SNN Acceleration	Bowen Duan; Zhenhua Zhu; Zhengyang Duan; Huazhong Yang; Yuan Xie; Yu Wang
TS16.1	Non-Volatile Spintronic Flip-Flops with Checkpoint Preservation Supported in RISC-V Platform	Jiongzhe Su; Mingtao Chen; Zhanpeng Qiu; Bo Liu; Hao Cai
LBR01.4	Float Fight - Verifying Floating-Point Behavior In Risc-V Simulators	Katharina Ruep, Manfred Schlaegl and Daniel Grosse
LBR01.7	Hybrid Virtual Platform + FPGA Co-Emulation Framework	Lorenzo Ruotolo; Giovanni Pollo; Mohamed Amine Hamdi; Matteo Risso; Yukai Chen; Enrico Macii; Massimo Poncino; Sara Vinco; Alessio Burrello; Daniele Jahier Pagliari
TS20.1	Fault-Tolerance Mapping of Spiking Neural Networks to RRAM-Based Neuromorphic Hardware	Yuqing Xiong; Chao Xiao; Zhijie Yang; Lei Wang; Mengying Zhao
TS21.4	Substrate: A Statically Typed Framework for Designing Highly Configurable Analog and Mixed-Signal Circuit Generators	Rahul Kumar; Rohan Kumar; Borivoje Nikolic
SD03	Open-Source Hardware Landscape
SD03.1	Open Silicon Fabrication – Made in Europe	Gerhard Kahmen, IHP GmbH, DE
SD03.2	From Schematic To Silicon: Mixed Signal Ic Design In Open Source Flows	Harald Pretl, JKU Linz, AT
SD03.3	Bringing Software Design Thinking To Chip Design	Tomi Rantakari, ChipFlow, GB

26th Workshop Analog Circuits

26th Workshop Analog Circuits 

12.03.2026 and 13.03.2026

at Leibniz University Hannover

The workshop series offers a platform to present one's own ideas and discuss results with science and industry. The focus is on integrated analog and mixed-signal circuits.

The workshop will take place on 12.03.2026 and 13.03.2026 in the Royal Horse Stable of the University of Hannover.  Registration - Participation in the workshop is free of charge.

The programme will be compiled after the call for papers has been completed and is avalable online 

In the run-up to the 26th Workshop on Analog Circuits, the DE:Sign cooperation event on the topic of "Open Source Tools for Analog Design" will take place on the morning of 12.03.2026. In this event, the funded projects will present their current status on open design tools and methods for analogue design. Participants will receive an overview of the contribution of the respective projects to the development of technology open, accessible, and sustainable design chains in the sense of the DE:Sign guideline.

If you have any questions, please contact the organizers by e-mail at: analog2026@ims.uni-hannover.de

Aalto Microelectronics Fair

Aalto Microelectronics Fair

March 20, 2026, 9.00-15.30

Aalto Yliopisto, Kandidaattikeskus, H304, Otakaari 1, 02150 Espoo

Time	Session
8:30–9:00	Morning coffee
9:00–9:15	Opening Aleksi Korsman
	Keynotes
9:15–10:00	Keynote 1: “OpenPDK - Global Scholar Platform”, Wladek Grabinski, Open PDK Initiative
10:05–10:50	Keynote 2: “Open Source Design Tools in SME IC Design Companies”, Ari Paasio, Kovilta
	Research overviews
11:00–11:15	Research overview: Kari Stadius
11:15–11:30	Research overview: Prof. Marko Kosunen
11:30–11:45	Research overview: Prof. Kwantae Kim
11:45–12:45	Lunch (and posters)
12:45–13:15	Student talk: “Five years of RISC‑V processor design at Aalto”, Aleksi Korsman
13:15–13:45	Student talk: “Beyond Neural Networks: Overcoming the Symbolic Bottleneck via Approximate Logarithm Acceleration”, Lingyun Yao
	Posters
13:45–14:00	Poster intro
14:00–15:00	Posters with coffee and snacks
15:00–15:30	Feedback and closing

Should you have any questions, please email Marko Kosunen

[chapter] Compact/SPICE Modeling

Wladek Grabinski and Daniel Tomaszewski

Compact/SPICE Modeling

In: Rudan, M., Brunetti, R., Reggiani, S. (eds) 

Springer Handbook of Semiconductor Devices

DOI 10.1007/978-3-030-79827-7_34

Abstract: The microelectronics and nano-electronics industry strongly relies on compact models to reduce a new microelectronic product development costs. The goals of this review are to highlight critical issues for the development of compact models for microelectronics and nano-electronics. In this chapter, we’ve covered the main principles of the compact device modeling. Also discussed are the possibilities of integrating compact models into circuit simulation and design tools, with an emphasis on the Verilog-A standardization, which simplify model implementation into EDA tool.

 

[paper] An Open-Source AMS Circuit Optimization

Z. Li and A. Chan Carusone

An Open-Source AMS Circuit Optimization Framework Based on Reinforcement Learning: 

From Specifications to Layouts

in IEEE Access, vol. 12, pp. 150032-150045 (2024) 

DOI: 10.1109/ACCESS.2024.3478832

Abstract: This paper presents a fully open-sourced AMS integrated circuit optimization framework based on reinforcement learning (RL). Specifically, given a certain circuit topology and target specifications, this framework optimizes the circuit in both schematic and post-layout phases. We propose using the heterogeneous graph neural network as the function approximator for RL. Optimization results suggest that it can achieve higher reward values with fewer iterations than the homogeneous graph neural networks. We demonstrate the applications of transfer learning (TL) in optimizing circuits in a different technology node. Furthermore, we show that by transferring the knowledge of schematic-level optimization, the trained RL agent can optimize the post-layout performance more efficiently than optimizing post-layout performance from scratch. To showcase the workflow of our approach, we extended our prior work to optimize latched comparators in the SKY130 and GF180MCU processes. Simulation results demonstrate that our framework can satisfy various target specifications and generate LVS/DRC clean circuit layouts.

FIG: Proposed AMS IC optimizer overview. 

The picture is adapted from [Z. Li and A. C. Carusone; 2023]

Acknowledgment: The authors would like to thank Dr. Hossein Shakiba from Huawei Technologies
for his valuable discussions throughout this project.

[REF] Z. Li and A. C. Carusone, "Design and optimization of low-dropout voltage regulator using relational graph neural network and reinforcement learning in open-source SKY130 process," in Proc. IEEE/ACM Int. Conf. Comput. Aided Design (ICCAD), Oct. 2023, pp. 1–9.

[mos-ak] [OpenPDK] IHP Analog Academy

IHP Analog Academy

https://lnkd.in/eQnNX4ug

We, IHP Analog Academy, are excited to present this deep dive into analog, RF, and mixed-signal IC design, powered by open-source FOSS CAD/EDA tools and the IHP Open PDK.

This hands-on course is designed for engineers, researchers, and students eager to gain practical experience with the SG13G2 process at the 130nm technology node. Originally hosted on-site at IHP in Frankfurt (Oder), participants spent five intensive days exploring everything from fundamental analog simulation to advanced RF, 3D EM modeling, and mixed-signal integration. And now we're excited to release it to the open-source community!

The course covers:

- Bandgap reference design and simulation using the gm/Id methodology

- RF design of a 50 GHz Medium Power Amplifier with EM simulation

- Mixed-signal integration and verification of an 8-bit SAR ADC

Each module emphasizes a real-world design flow using tools like:

ngspice, Xyce, KLayout, OpenEMS, QUCS, and Python for data analysis.

Over time, we will expand the repository with:

- More modules

- Updated toolchain support

- Improvements to existing flows

Explore the IHP Open PDK:

- Open PDK GitHub Repository https://github.com/IHP-GmbH/IHP-Open-PDK 

- Interactive Help via ChatGPT https://chat.openai.com

Note: This is not an introductory IC design course. A basic understanding of electronics and microelectronics is assumed. We're proud to contribute this initiative to the community to help lower the barrier to IC design using open-source tools. We encourage contributions via GitHub Issues or Pull Requests! Your feedback and contributions, are welcome!

Lead Author: Phillip Ferreira Baade-Pedersen

Co-Author: Christian Wittke

The Development of this course is funded by the public German project FMD-QNC (16ME083) from BMFTR (Federal Ministry of Research, Technology and Space / Bundesministerium für Forschung, Technologie und Raumfahrt): https://www.elektronikforschung.de/projekte/fmd-qnc

#opensource #analog #mixedsignal #rf #design

[C4P] ICEE 2025

7th International Conference on Emerging Electronics (ICEE 2025)

Hilton Embassy Manyata Business Park, Bengaluru (IN)

December 13-16, 2025

Upcoming ICEE 2025 is a flagship IEEE EDS four-day conference, organized to foster cutting-edge discussions and collaborations in semiconductor technologies. ICEE 2025 will feature a diverse range of sessions, including, Technical and rump sessions, Industry-academia discussions, Plenary talks by distinguished experts, Policy sessions on the future of semiconductor technologies.

ICEE 2025 invites papers (4 page Abstract submission deadline: Aug.25 2025) on a diverse and comprehensive range of topics that span materials, processes, devices, circuits, systems, modeling, and reliability. This program is curated by an international team of academic and industry leaders. This edition of ICEE is especially important, given the ambitions of major global economies (such as USA, EU, Japan, India, etc.) in semiconductor manufacturing. This focus is reflected in the composition of ICEE's technical program and organizing committee, with top industry leaders on board. ICEE'25 edition plans to offer 3 Plenary Talks, 5 Keynote Talks, 150+ Invited and Platform/Oral Talks, 100+ Posters, Tutorial Sessions, Evening Industry Sessions, and Industry Exhibits with 800+ International Audiences and Industry Participation. The conference will offer opportunities to contribute, network, learn, collaborate and grow in the areas listed below. For the contributed papers, please find below the call for paper, ICEE themes/tracks, submission guidelines and 4-page abstract templates. In case of questions, please feel free to write to us at secretary@ieee-icee.org. Please keep checking the website and our social media handles for new updates [read more]

[book] From Code to Chip

Jakob Ratschenberger and Harald Pretl

From Code to Chip:

Open-Source Automated Analog Layout Design

pp: XV, 120 Publisher: Springer Cham (10 January 2025)

eBook ISBN 978-3-031-68562-0

This book shows how the layout of an analog circuit can be automatically generated in a fully open-source way. Based on an exemplary design flow, it introduces and explains the necessary steps for transforming a SPICE netlist into a layout, which can be inspected by the open-source layout editor Magic VLSI. This is done by using the industry’s first open-source process design kit SKY130. Furthermore, the implementation of the design flow in the programming language Python is available as open-source on GitHub. 

Authors' Affiliations

Johannes Kepler University, Linz, Austria

Table of contents (8 chapters)

• Front Matter pp. i-xv
• Download chapter PDF 
• Introduction pp. 1-4
• Theoretical Basics pp. 5-13
• Circuit Capturing pp. 15-36
• PDK—Design Rule Capturing pp. 37-41
• Placement pp. 43-55
• Routing pp. 57-71
• Experimental Results pp. 73-99
• Outlook pp. 101-103
• Back Matter pp. 105-120