Friday, February 29, 2008

Play a game

Applied Materials has launched a small game about how to made a 65nm transistor... It's quite interesting, and let's you know quite a lot about the fabrication process.... Have a look here, and see if you can get 100/100 score!

Wednesday, February 20, 2008


The 26th International Conference on Microelectronics (MIEL 2008) will be held in Nis (Serbia) on May 11-14 2008.

MIEL is one of the most prestigeous Microelectronics conferences in Europe. Topics ofthe conference include all subjects related to electronic devices and electronic circuits.

This year a number of top researchers in electron devices will give invited presentations.

Prof Jamal Deen will present an invited contribution entitled "Towards Low-cost, High-Sensitivity, Integrated Biosensors".

Prof. Mark Lundstrom will give a very interesting invited talk, entitled: "
Electronics from the Bottom Up: An Approach to 21st Century Electronic Devices"

And one invited presentation about compact modeling: Dr Slobodan Mijalkovic, another invited speaker, will make a presentation on compact modeling of organic transistors: "
Modelling of Organic Field-Effect Transistors for Technology and Circuit Design"

Prof E.Sangiorgi will talk about "
Silicon Based Nano-MOSFET: New Materials, New Device Architectures, and New Challenges for Device Simulation".

Prof.Mikael Östling will present new results about Schottky-Barrier MOSFETs:
"Towards a Nano-MOSFET with Schottky Barrier Drain/Source"

And there is a very challenging invited presentation from Prof Radivoje Popovic: "
Counting Single Electrons in CMOS Circuit"

There are many other invited presentations!

By the way, the social programme of MIEL is superb! Every evening there is a copious dinner, based on traditional and delicious Serbian cuisine. Besides, there is lot of slivovitz, fun and dancing in the gala dinner!

Wednesday, February 13, 2008

2008 IEEE International SOI Conference

The 2008 IEEE International SOI Conference will be held 6 – 9 October, 2008 at the Mohonk Mountain House in the beautiful Hudson River Valley in upstate New York.

The IEEE International SOI Conference is the main conference devoted to current trends in Silicon-on-Insulator technology. It provides an excellent forum for open discussion in all areas of SOI technologies and their applications.

The Areas of Focus of the IEEE International SOI Conference includes all topics related to SOI technologies, including "SOI device physics and modeling".

There will be a Short Course on October 6 2008.

The deadline for abstract submission is May 2 2008. Late papers with exceptional merit will be considered for the Late News Session if submitted on or before 25 August, 2008.

There is a Best Paper Award and also a Best Poster Award.

I remember that some papers on compact modeling won one of those awards, so it is a good topic for this conference.

The place of the Conference is very attractive. It is located atop of the
Shawangunk Mountains. There is a very good offer of outdoor opportunities: hiking, lake swimming, boating, ...

The Spa RecreationDiningAccommodationsClick here to view Special Offers2005 National Award Winner Learn MoreMohonk on The Today Show! Tune-in on Wednesday or Thursday (Dates/times may change due to special programming.)The Spa at Mohonk Mountain HouseTheme ProgramsGardensHistoryGift ShopsFamily ResortsPhoto GalleryPress RoomGetting HereContact UsThe SpaRecreationDiningAccommodations


ESSDERC 2008 will be held in Edinburgh, Scotland from 15-19 September 2008, together with ESSCIRC 2008 (European Solid-State Circuits Conference) . The venue will be the Edinburgh International Conference Centre (EICC).

ESSDERC (European Solid-State Device Research Conference) is the top European conference in semiconductor devices. Due to its prestige, many researchers from outside Europe use to submit contributions to ESSDERC too.

The main themes for original contributions to be submitted to ESSDERC 2008 are:
-Advanced Devices
-Process Integration
-Telecommunication & Power Devices
-Modeling and Simulation
-Charactrization and Reliability
-Memory, SoC & SiP
-Emerging Technologies, Sensors & Actuators
-Sensors and Imagers
-Integration of IC designs with other technologies and materials
-Yield and Reliability related technology developments
-Design for Manufacturabiliti

This year Compact Modeling is explicitly mentioned as one of the topics in the "Modeling and Simulation" theme.

The deadline for abstract submission is April 5 2008.

Besides, several related workshops will take place on September 19 2008 at the same location.
One of them will be the Autumn MOS-AK Meeting on Compact Modeling. Another workshop will be the so-called SINANO workshop, this time organized by the recently created SINANO Institute.

Ths social programme may be interesting this year. The Conference Dinner will be held at Murrayfield Stadium, the home of Scottish Rugby! And they say that the menu will be typically Scottish "preceded by a drinks reception". For sure, we expect a lot of high quality whisky during the Conference Dinner!

Tuesday, February 12, 2008


In 2008 DCIS (Conference on Design of Circuits and Integrated Systems) will take place in Grenoble, in France, on November 12-14 2008. It will be organized by the TIMA Laboratory.

DCIS was originally the top Spanish Conference on Circuit Design. However, more than 10 years ago it became an international conference. Although often held in Spain it has also been organized in other countries not far from Spain, such as Portugal or France.

The Call for Papers mentions all topics related to Integrated Circuit and Systems Design. As usual, modeling is included among the topics.

The submission deadline is April 4 2008.

Grenoble and its vicinity is a very nice place for sightseeing, offering many opportunities for outdoor: mountain trails to hike, historic buildings to see, old streets to walk along, and even skiing in the highest mountains in November.

New modeling papers in Solid-State Electronics

The February 2008 issue of Solid-State Electronics includes several interesting papers on compact modeling of different devices.

"A new analytical compact model for two-dimensional finger photodiodes", by T. Naeve et al

"An analytical threshold voltage model for graded channel asymmetric gate stack (GCASYMGAS) surrounding gate MOSFET", by H. Kaur et al

"Extraction of series resistance using physical mobility and current models for MOSFETs", by H. Katto

An explicit surface-potential-based model for undoped double-gate MOSFETs", by J. F. Gong et al

"An efficient channel segmentation approach for a large-signal NQS MOSFET model" by M. Bucher and A. Bazigos. This is a very interesting paper presenting an adequate technique to extend a compact Quasi-Static model to the RF operation.

I also recommend the following paper for reading (it is modeling of balistic devices although not compact modeling)

"Modeling the effects of the channel electron velocity on the channel surface potential of ballistic MOSFETs", by L. F. Mao

And there is a very interesting paper studying the capacitance characteristics of pentacene TFTs:
"Quasi-static capacitance–voltage characterizations of carrier accumulation and depletion phenomena in pentacene thin film transistors", by Y. M. Chen et al

The January issue of Solid State Electronics included a quite interesting paper by
Huaxin Lu, Bo Yu and Yuan Taur, presenting a unified charge modelling formulation valid for both Double-Gate and Surrounding Gate MOSFETs:

"A unified charge model for symmetric double-gate and surrounding-gate MOSFETs", by Huaxin Lu, Bo Yu and Yuan Taur

A few compact modeling papers were also published in the December issue of Solid-State Electronics:

First of all, a compact model for power MOSFETs:

"An EKV-based high voltage MOSFET model with improved mobility and drift model", by Yogesh Singh Chauhan, Renaud Gillon, Benoit Bakeroot, Francois Krummenacher, Michel Declercq and Adrian Mihai Ionescu

And finally, a paper presenting an industrial view of compact modeling, indicating some special requirements that are important when developing physics-based compact models:

"An industrial view on compact modeling", by Reinout Woltjer, Luuk Tiemeijer and Dick Klaassen

Monday, February 11, 2008

NANOSIL kick-off meeting

NANOSIL is the name of a new European Commission-funded Network of Excellence devoted to the research in nanodevices, mostly based on Silicon. NANOSIL is the continuation of a previous Network of Excellence called SINANO (2004-2007).

NANOSIL started on January 1 2008 and will have a duration of three years. The kick-off meeting took place in Grenoble (France) on January 29 2008.

NANOSIL aims to integrate the excellent European research laboratories and capabilities at the European level in order to strengthen scientific and technological excellence in the field of nanoelectronic materials and devices for terascale integrated circuits. It will explore and assess all scientific and technological aspects of nanodevices (mostly based on Silicon) and operational regimes relevant to the 22nm technology node and beyond. Therefore, NANOSIL will provide a forward-look for the industry, enabling informed decisions to be taken on technology development to speed up technological innovation.

There are seven Flagship Projects in the areas of nanoscale CMOS (workpackage WP1) and post-CMOS (workpackage WP2), known as the “More Moore” and “Beyond-CMOS” domains. This work will be carried out through a network of joint processing, characterisation and modelling platforms. Alongside these technological Flagship Projects each workpackage also has a Visionary Project that will act as a forum to explore novel ideas bewteen academia and European industry.

The Flagship Projects will be "New Channel Materials" (including Strained SOI and GeOI devices), "Very Low Schottky Barrier MOSFETs", "Identification and appraisal of gate stack materials for the end of CMOS era", "Nanowires" (Silicon nanowires), "Carbon Electronics" (with emphasis on graphene devices), "Small slope nanoelectronic switch for low power integrated circuits”, and "Templated Self-Organization".

The Coordinator of NANOSIL will be Prof. Francis Balestra (INPG-MINATEC, Grenoble). A total 0f 28 European groups, including mine (URV, Spain), participate in NANOSIL.

Compact modeling is one of the activities in the Flagship Projects. My group will be mostly involved in that task. We plan to develop compact models of the novel devices addressed by NANOSIL.

Besides, NANOSIL will organize workshops and a modeling summer school.


The European Commission approved in 2007 the funding of the continuation of EUROSOI, the European Thematic Network on SOI Technology, Devices and Circuits.

The new EUROSOI network will be called EUROSOI+ and will have aduration of three years, starting from January 1 2008.

The EUROSOI network organizes every year the EUROSOI workshop. This year it took place in Cork, Ireland, from January 23 to 25. The Chairman was Prof. Jean Pierre Colinge, from Tyndall National Institute (Cork).

The EUROSOI workshop is already consolidated as the main European event devoted to SOI technology, devices and circuits.

The kick-off meeting of the new EUROSOI+ network took place during the workshop. The coordinator of EUROSOI+ is Prof. Francisco Gamiz, from the University of Granada (SPAIN). He was also the coordinator of the previous EUROSOI network.

The members of EUROSOI+ are: University of Granada (Spain), INPG (France), UCL (Belgium), SOITEC (France), VTT (Finland), CISSOID (Belgium), IMEC (Belgium), Philips (The Netherlands), EPFL (Switzerland), ISP-Kiev (Ukraine), IUE (Austria), WUT (Poland), XFAB (Germany), Chalmers (Sweden), Uppsala University (Sweden), Queens University of Belfast (UK), University of Twente (The Netherlands), CNRS (France), IMMS (Germany), CSIC (Spain), University of Liverpool (UK), POLITO (Italy), Universitat Rovira i Virgili (Spain), Umiversitat Autonoma de Barcelona (Spain), Universidad de Salamanca (Spain), UNIUD (Italy), Ditocom (France), CEA-LETI (France), ISEP (France) and Tyndall National Institute (Ireland).

The main goals of EUROSOI+ will be to support and increase collaborations between European groups regarding research in SOI technology, and to elaborate a roadmap and a state of the art documents about SOI technology. The website of EUROSOI is regularly update to include all news related to SOI.

Compact modeling of SOI devices is one of the topics addressed by EUROSOI+. Actually, I will be mostly in charge of the writing of the parts related to compact modeling in the roadmap and a state of the art documents.

The EUROSOI workshop in Cork was interesting and of real high level. Every participant got a gift that was very useful in Ireland: an umbrella.

2008 Device Research Conference

The 2008 Device Research Conference (DRC 2008) will take place in the University of California, Santa Barbara, on June 23-25 2008.

DRC is one of the oldest conferences in the field of electron devices. Every year, DRC brings together top scientists, researchers and graduate students from both the industry and academia. Their latest research results are not only presented, but also frankly discussed. The fact that DRC is always held in one university encourages the exchange of creative ideas.

Student participation in DRC is always strong. Travel support for students is offered. Besides, there is a very prestigeous Best Student Paper Award.

The technical program will include oral and poster presentations as well as three rump sessions.
The deadline for abstract submission is March 7 2008.

Topics include all aspects related to electronic and optoelectronic devices, including "modeling and simulation of devices". The Call for Paper indicates with detail the types of devices addressed. Even biological devices are mentioned.

A number of prestigeous researchers will give invited talks.

Finally, there will be an excellent social programme, as can be expected when a conference takes place in a university.

Monday, February 4, 2008

MOS-AK meeting in Eindhoven 1st announcement

The aim of the MOS-AK Meetings series is to provide an open forum for the presentation and discussion of recent research and development results in technology, physics, modeling and applications of advanced compact models. We will be focusing but not limiting the discussion to following topics:

* Advances in RF CMOS device characterization and modeling
* Compact model Verilog-AMS/VHDL-AMS standardization and validation
* Statistical modeling for nano CMOS/SOI technologies

The technical program of MOS-AK Meeting consists of one day of presentations given by noted academic and industry experts, also a posters session is foreseen:

The workshop program is still open and you are welcome to submit paper/poster and/or suggest other related topic for presentation and discussion. Selected papers will be published in the IJNM - MOS-AK publication partner.

Important dates:
* 2nd annoncement - February 25
* Final workshop program - March 24
* COMON kick-off meeting - April 3 at MiPlaza, Eindhoven
* MOS-AK Meeting - April 4 at MiPlaza, Eindhoven

Local Meeting Organizers:
Mark de Haas, Co-ordinator of Electronic Measurement Laboratory (MiPlaza)
Nick Campbell, Senior Communications Manager

Further information including recommended hotels and driving directions will be posted at our web site, soon; please visit regularly: