Aug 30, 2017

[paper] Surface Potential Equation for Low Effective Mass Channel Common Double-Gate MOSFET

Ananda Sankar Chakraborty and Santanu Mahapatra, Senior Member, IEEE
in IEEE Transactions on Electron Devices
vol. 64, no. 4, pp. 1519-1527, April 2017
doi: 10.1109/TED.2017.2661798

Abstract: Formulation of accurate yet computationally efficient surface potential equation (SPE) is the fundamental step toward developing compact models for low effective mass channel quantum well MOSFETs. In this paper, we propose a new SPE for such devices considering multisubband electron occupancy and oxide thickness asymmetry. Unlike the previous attempts, here, we adopt purely physical modeling approaches (such as without mixing the solutions from finite and infinite potential wells or using any empirical model parameter), while preserving the mathematical complexity almost at the same level. Gate capacitances calculated from the proposed SPE are shown to be in good agreement with numerical device simulation for wide range of channel thickness, effective mass, oxide thickness asymmetry, and bias voltages [read more...]
FIG: Total gate capacitance per unit width Cgg (Vg) for 7-nm-thick device with 100% asymmetry in front and back oxide thicknesses. nmax = 2. Line = model. Symbol = TCAD

Aug 29, 2017

levmar : Levenberg-Marquardt nonlinear least squares algorithms in C/C++

The site provides GPL native ANSI C implementations of the Levenberg-Marquardt optimization algorithm, usable also from C++, Matlab, Perl, Python, Haskell and Tcl and explains their use. Both unconstrained and constrained (under linear equations, inequality and box constraints) Levenberg-Marquardt variants are included. The Levenberg-Marquardt (LM) algorithm is an iterative technique that finds a local minimum of a function that is expressed as the sum of squares of nonlinear functions. It has become a standard technique for nonlinear least-squares problems and can be thought of as a combination of steepest descent and the Gauss-Newton method. When the current solution is far from the correct one, the algorithm behaves like a steepest descent method: slow, but guaranteed to converge. When the current solution is close to the correct solution, it becomes a Gauss-Newton method.

Interfaces for using levmar from high-level programming environments & languages such as Matlab, Perl Python, Haskell and Tcl are also available; please refer to the FAQ for more details.

VALint: the NEEDS Verilog-A Checker

By Xufeng Wang1, Geoffrey Coram2, Colin McAndrew3
1. Purdue University 2. Analog Devices, Inc. 3. Freescale Semiconductor
Version 1.0.0 - published on 31 Mar 2017

Abstract: VALint is the NEEDS created, automatic Verilog-A code checker. Its purpose is to check the quality of the Verilog-A code and provide the author feedback if bad practices, common mistakes, pitfalls, or inefficiencies are found. This VALint is published as a standalone tool for the compact model community. It is also built-in as an integrated part of the NEEDS publishing platform [read more...]

Aug 28, 2017

[paper] Nanoscale MOSFET Modeling

 Nanoscale MOSFET Modeling: 
Part 1: The Simplified EKV Model for the Design of Low-Power Analog Circuits
C. Enz, F. Chicco and A. Pezzotta
in IEEE Solid-State Circuits Magazine, vol. 9, no. 3, pp. 26-35, Summer 2017
doi: 10.1109/MSSC.2017.2712318

Abstract: This article presents the simplified charge-based Enz-Krummenacher-Vittoz (EKV) [11] metal-oxide-semiconductor field-effect transistor (MOSFET) model and shows that it can be used for advanced complementary metal-oxide-semiconductor (CMOS) processes despite its very few parameters. The concept of an inversion coefficient (IC) is first introduced as an essential design parameter that replaces the overdrive voltage VG-VT0 and spans the entire range of operating points from weak via moderate to strong inversion (SI), including the effect of velocity saturation (VS). The simplified model in saturation is then presented and validated for different 40- and 28-nm bulk CMOS processes. A very simple expression of the normalized transconductance in saturation, valid from weak to SI and requiring only the VS parameter mc, is described. The normalized transconductance efficiency Gm/ID, which is a key figure-of-merit (FoM) for the design of low-power analog circuits, is then derived as a function of IC including the effect of VS. It is then successfully validated from weak to SI with data measured on a 40-nm and two 28-nm bulk CMOS processes. It is then shown that the normalized output conductance Gds/ID follows a similar dependence with IC than the normalized Gm/ID characteristic but with different parameters accounting for drain induced barrier lowering (DIBL). The methodology for extracting the few parameters from the measured ID-VG and ID-VD characteristics is then detailed. Finally, it is shown that the simplified EKV model can also be used for a fully depleted silicon on insulator (FDSOI) and Fin-FET 28-nm processes [read more...]

FIG: The simplified EKV model applied to a 28-nm FDSOI CMOS process: 
Gm n UT / ID versus IC for three different transistor channel lengths

[1] A. Bahai, “Ultra-low energy systems: Analog to information,” in Proc. European Solid-State Circ. Conf., Sept. 2016, pp. 3–6.
[2] D. Binkley, Tradeoffs and Optimization in Analog CMOS Design. Hoboken, NJ: Wiley, 2008.
[3] W. Sansen, Analog Design Essentials. New York: Springer-Verlag, 2006.
[4] A. Mangla, M. A. Chalkiadaki, F. Fadhuile, T. Taris, Y. Deval, and C. C. Enz, “Design methodology for ultra low-power analog circuits using next generation BSIM6 MOSFET compact model,” Microelectr. J., vol. 44, no. 7, pp. 570–575, July 2013.
[5] Y. S. Chauhan, S. Venugopalan, M. A. Chalkiadaki, M. A. U. Karim, H. Agarwal, S. Khandelwal, N. Paydavosi, J. P. Duarte, C. C. Enz, A. M. Niknejad, and C. Hu, “BSIM6: Analog and RF compact model for bulk MOSFET,” IEEE Trans. Electron Dev., vol. 61, no. 2, pp. 234–244, Feb. 2014.
[6] C. Enz, M. A. Chalkiadaki, and A. Mangla, “Low-power analog/RF circuit design based on the inversion coefficient,” in Proc. European Solid-State Circ. Conf., Sept. 2015, pp. 202–208.
[7] C. Enz and A. Pezzotta, “Nanoscale MOSFET modeling for the design of low-power analog and RF circuits,” in Proc. Int. Conf. MIXDES, June 2016, pp. 21–26.
[8] W. Sansen, “Analog CMOS from 5 micrometer to 5 nanometer,” in Proc. IEEE Int. Solid State Circuits Conf. Dig. Tech. Papers, Feb. 2015, pp. 1–6.
[9] W. Sansen, “Analog design procedures for channel lengths down to 20 nm,” in Proc. IEEE 20th Int. Conf. Electronics, Circuits, and Systems, Dec. 2013, pp. 337–340.
[10] C. C. Enz and E. A. Vittoz, Charge-Based MOS Transistor Modeling - The EKV Model for Low-Power and RF IC Design. Hoboken, NJ: Wiley, 2006.
[11] C. C. Enz, F. Krummenacher, and E. A. Vittoz, “An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications,” Analog Integr. Circuits Signal Process. J., vol. 8, pp. 83–114, July 1995.
[12] P. Heim, S. R. Schultz, and M. A. Jabri, “Technology-independent biasing technique for CMOS analogue micropower implementations of neural networks,” in Proc. Sixth Australian Conf. Neural Networks, Sydney, Australia, 1995, pp. 9–12.
[13] C. C. Enz and E. A. Vittoz, “CMOS low-power analog circuit design,” in EmergingTechnologies: Designing Low Power Digital Systems, R. Cavin and W. Liu, Eds. Piscataway, NJ: IEEE, 1996, pp. 79–133.
[14] E. Vittoz and J. Fellrath, “CMOS analog integrated circuits based on weak inversion operations,” IEEE J. Solid-State Circuits, vol. 12, no. 3, pp. 224–231, June 1977.
[15] A. Mangla, C. C. Enz, and J. M. Sallese, “Figure-of-merit for optimizing the current efficiency of low-power RF circuits,” in Proc. Int. Conf. Mixed Design Integrated Circuits and Systems, June 2011, pp. 85–89.
[16] A. Mangla, “Modeling nanoscale quasi-ballistic MOS transistors,” Ph.D. dissertation, EPFL, Switzerland, Dissertation No. 6385, 2014.
[17] R. R. Troutman and A. G. Fortino, “Simple model for threshold voltage in a short- channel IGFET,” IEEE Trans. Electron. Dev., vol. 24, no. 10, pp. 1266–1268, Oct. 1977.
[18] N. Arora, MOSFET Models for VLSI Circuit Simulation. New York: Springer-Verlag, 1993.
[19] Z. H. Liu, C. Hu, J. H. Huang, T. Y. Chan, M. C. Jeng, P. K. Ko, and Y. C. Cheng, “Threshold voltage model for deep submicrometer MOSFETs,” IEEE Trans. Electron Dev., vol. 40, no. 1, pp. 86–95, Jan. 1993.
[20] M. A. Chalkiadaki, “Characterization and modeling of nanoscale MOSFET for ultra-low power RF IC design,” Ph.D. dissertation, EPFL, Switzerland, Dissertation No. 7030, 2016.

Aug 25, 2017

Physics-Based Multi-Bias RF Large-Signal GaN HEMT #Modeling and Parameter Extraction Flow - IEEE Xplore Document...

from Twitter

August 25, 2017 at 11:37AM

Physics-Based Multi-Bias RF Large-Signal GaN HEMT #Modeling and Parameter Extraction Flow - IEEE Xplore Document…

from Twitter

August 25, 2017 at 11:37AM

An Analytical #Model for the Gate C–V Characteristics of UTB III—V-on-Insulator MIS Structure - IEEE Xplore...

from Twitter

August 25, 2017 at 11:39AM

An Analytical #Model for the Gate C–V Characteristics of UTB III—V-on-Insulator MIS Structure - IEEE Xplore Documen…

from Twitter

August 25, 2017 at 11:38AM

Aug 23, 2017

Modeling and simulation of biological systems using SPICE language

Morgan Madec1, Christophe Lallement1, Jacques Haiech2
1ICube, UMR7357, CNRS / Université de Strasbourg, France
2LIT, UMR 7200, CNRS / Université de Strasbourg, France
Published: August 7, 2017
doi: 10.1371/journal.pone.0182385

Abstract: The article deals with BB-SPICE (SPICE for Biochemical and Biological Systems), an extension of the famous Simulation Program with Integrated Circuit Emphasis (SPICE). BB-SPICE environment is composed of three modules: a new textual and compact description formalism for biological systems, a converter that handles this description and generates the SPICE netlist of the equivalent electronic circuit and NGSPICE which is an open-source SPICE simulator. In addition, the environment provides back and forth interfaces with SBML (System Biology Markup Language), a very common description language used in systems biology. BB-SPICE has been developed in order to bridge the gap between the simulation of biological systems on the one hand and electronics circuits on the other hand. Thus, it is suitable for applications at the interface between both domains, such as development of design tools for synthetic biology and for the virtual prototyping of biosensors and lab-on-chip. Simulation results obtained with BB-SPICE and COPASI (an open-source software used for the simulation of biochemical systems) have been compared on a benchmark of models commonly used in systems biology. Results are in accordance from a quantitative viewpoint but BB-SPICE outclasses COPASI by 1 to 3 orders of magnitude regarding the computation time. Moreover, as our software is based on NGSPICE, it could take profit of incoming updates such as the GPU implementation, of the coupling with powerful analysis and verification tools or of the integration in design automation tools (synthetic biology).

GeNeDA results from the collaboration between three laboratories:
The Laboratory of Engineering Sciences, Computer Sciences and Imaging, ICube, UMR7357, CNRS / Université de Strasbourg, France (Morgan MADEC, Yves GENDRAULT, Elise ROSATI and Christophe LALLEMENT)
The Laboratory of Therapeutic Innovation, LIT, UMR 7200, CNRS / Université de Strasbourg, France (Jacques HAIECH)
The Laboratory of Computer Sciences of Paris 6, LIP6, UMR7606, CNRS / Université Pierre et Marie Curie, Paris, France (François PECHEUX)

Relared papers has been published recently
[1] M. Madec, F. Pêcheux, Y. Gendrault, E. Rosati, C. Lallement and J. Haiech, "GeNeDA: An Open-Source Workflow for Design Automation of Gene Regulatory Networks Inspired from Microelectronics", Journal of Computational Biology, June 2016. doi:10.1089/cmb.2015.0229.
[2] M. Madec et al., "Reuse of Microelectronics Software for Gene Regulatory Networks Design Automation", 1st international conference of the GDB BioSynSys, Paris (FR), Sept. 2016.
[3] M. Madec et al., "EDA inspired Open-source Framework for Synthetic Biology", IEEE 2013 BioCAS Conference, Rotterdam (NL), Nov. 2013.

Germany’s RWTH Aachen University and AMO launch joint Aachen Graphene & 2D-Materials Center

RWTH Aachen University and AMO GmbH in Germany have launched a new joint research center with a focus on efficiently bridging the gap between fundamental science and applications within graphene and related materials-based electronics and photonics.
Sharing the vision of bringing graphene and related materials research from the lab into applications, the five founding principal investigators of the Aachen Graphene and 2D-Materials Center (who are also all members of the EU-funded Graphene Flagship project) are professor Christoph Stampfer (of RWTH, and spokesman for the center), professor Max Lemme (of AMO and RWTH), professor Markus Morgenstern (of RWTH), professor Renato Negra (of RWTH) and Dr Daniel Neumaier (of AMO).
“The center will help to turn the exciting properties of graphene and 2D [two-dimensional] materials into true functions, making these materials not only fascinating for scientists but also serving society,” said Christoph Stampfer following the center’s kick-off meeting on 24 July. “With the Aachen Graphene and 2D-Material Center, we aim at increasing the visibility of Aachen as an excellent place to undertake graphene and 2D material research with both a fundamental and applied focus.”
The center enables the integration of the already ongoing work from RWTH Aachen University and AMO under a legal framework that allows for full collaboration between the groups. In particular, the center will focus on addressing the challenges of future technology including high-frequency electronics, flexible electronics, energy-efficient sensing, photonics as well as spintronics and valleytronics with graphene and related materials and their heterostructures.
Founding Members of the Aachen Graphene and 2D Materials Center:
  • Prof. Christoph Stampfer, RWTH Aachen University (Spokesman)
  • Prof. Max Lemme, RWTH Aachen University/AMO GmbH
  • Prof. Markus Morgenstern , RWTH Aachen University
  • Prof. Renato Negra, RWTH Aachen University
  • Dr. Daniel Neumaier, AMO GmbH

Aug 19, 2017

Performance Assessment of A Novel Vertical Dielectrically Modulated TFET-Based Biosensor - IEEE Xplore #paper

from Twitter

August 19, 2017 at 10:11AM

Aug 18, 2017

A Threshold Voltage #Model of Tri-Gate Junctionless Field-Effect Transistors Including Substrate Bias Effects

from Twitter

August 18, 2017 at 01:42PM

[paper] Improvements to a compact MOSFET model for design by hand

Improvements to a compact MOSFET model for design by hand
A. de Jesus Costa, F. Martins Cardoso, E. Pinto Santana and A. I. Araújo Cunha
Strasbourg, France, 2017, pp. 225-228
doi: 10.1109/NEWCAS.2017.8010146

Abstract: In this work, an improved version of the basic structure of a compact MOSFET model and the respective parameters extraction methodology are proposed. The aim of this approach is to increase accuracy in hand calculations for analog circuit design without significantly increasing its complexity. The influences of both inversion level and channel length are considered in the modeling of a few features such as mobility, threshold voltage and onset of saturation. Simple design examples of current sinks and sources are accomplished to compare the basic and the improved models [read more...]

Aug 17, 2017

[mos-ak] [Workshop Program] 15th MOS-AK ESSDERC/ESSCIRC Workshop in Leuven Sept.11 2017

15th MOS-AK ESSDERC/ESSCIRC Compact Modeling Workshop
Leuven; Monday Sept.11, 2017 (8:30-17:00)
Workshop Program online 

Together with International MOS-AK Board of R&D Advisers: Larry Nagel, Omega Enterprises Consulting (USA), Andrei Vladimirescu, UCB (USA); ISEP (FR) and Jean-Michel Sallese, EPFL (CH), Daniel Tomaszewski, ITE (PL), MOS-AK Technical Program Coordinators as well as all the Extended MOS-AK TPC Members, we have pleasure to invite to the 15th consecutive MOS-AK workshop organized as an integral part of the ESSDERC/ESSCIRC Conferences in Leuven on Sept.11, 2017. The MOS-AK workshop is organized with aims to strengthen a network and discussion forum among experts in the field, enhance open platform for information exchange related to the compact/SPICE modeling and its Verilog-A standardization, bring people in the compact modeling field together, as well as obtain feedback from technology developers, circuit designers, and CAD/EDA tool developers and vendors. 

Final Program of 15th MOS-AK ESSDERC/ESSCIC Workshop is available online:

(Parkstraat 45, 3000 Leuven) 
room AV 91.12

Online MOS-AK/Leuven Workshop Registration:
(any related inquiries can be sent to

The MOS-AK workshop will be followed by four session of the ESSDERC Track4 "Device and Circuit Compact Modeling". These four lecture sessions include one invited and 14 pear reviewed papers in the compact/SPICE modeling and Verilog-A standardization domain:

Tuesday September 12, 2017 (11:00-12:20)
Chair: Wladek Grabinski - MOS-AK; Cristell Maneux - U-Bordeaux;
Tuesday September 12, 2017 (14:00-15:20)
Chair: Thierry Poiroux - CEA
Tuesday September 12, 2017 (16:40-18:00)
Chair: Jean-Michel Sallese - EPFL; Daniel Tomaszewski - ITE;
Wednesday September 13, 2017 (14:20-15:40)
Chair: Benjamin Iniguez - URV; Sadayuki Yoshitomi - Toshiba;

MOS-AK Postworkshop Publications:
Selected best MOS-AK technical presentation will be recommended for further publication


You received this message because you are subscribed to the Google Groups "mos-ak" group.
To unsubscribe from this group and stop receiving emails from it, send an email to
To post to this group, send email to
Visit this group at
For more options, visit

Aug 16, 2017

Review of commercial SiC MOSFET models: Topologies and equations - IEEE Xplore #paper

from Twitter

August 16, 2017 at 11:22AM

Aug 14, 2017

[paper] Compact Electro-Mechanical-Fluidic Model for Actuated Fluid Flow System

Compact Electro-Mechanical-Fluidic Model for Actuated Fluid Flow System
T. K. Maiti, Member, IEEE, L. Chen, H. Zenitani, H. Miyamoto, Member, IEEE,
M. Miura-Mattausch, Fellow, IEEE, and H. J. Mattausch, Senior Member, IEEE
in IEEE Journal on Multiscale and Multiphysics Computational Techniques, 
vol. 2, no. , pp. 124-133, 2017.
doi: 10.1109/JMMCT.2017.2731878

Abstract: This paper presents a compact electro-mechanical-fluidic system-modeling method for multidomain system simulation based on multidomain physics that considers the total energy conservation condition, in terms of respective potential and flow quantities. Models for electrical, mechanical, and fluidic domains are developed to design the example of a blood pumping system, where the blood flow is driven by electrically controlled organic actuators. The electrical domain includes an organic mosfet-based control circuit, the mechanical domain includes organic actuators, and the fluidic domain includes a flexible fluid-flow channel. Control circuit, actuators, and fluid models are coupled through equivalent circuits, where interconnection relationships between two neighboring domains are expressed using the energy conservation concept. The model accuracy is verified with finite element method (FEM) based numerical simulation. Significantly faster simulation speed than with FEM and good accuracy were achieved [read more...]


[21] S. D. Senturia, Microsystems Design. Norwell, MA: Kluwer Academic Publisher, 2001.
[22] T. K. Maiti, L. Chen, H. Miyamoto, M. Miura-Mattausch, and H. J. Mattausch, “Modeling of electrostatically actuated fluid flow system for mixed-domain simulation,” in 20th Int. Conf. on Simulation of Semiconductor Processes and Devices (SISPAD), pp. 190-193, Sept. 2015, USA.
[23] T. K. Maiti, L. Chen, H. Miyamoto, M. Miura-Mattausch, and H. J. Mattausch, “Mixed domain compact modeling framework for fluid flow driven by electrostatic organic actuators,” in 45th European Solid-State Device Research Conference (ESSDERC), pp. 52-55, Sept. 2015, Austria. 

A General and Transformable #Model Platform for Emerging Multi-Gate MOSFETs - IEEE Xplore Document

from Twitter

August 14, 2017 at 02:01PM

Mini-Colloquium (MQ) on Nanoelectronics

DATE: Saturday Aug. 26, 2016
VENUE: IIT Kanpur L16
This Mini-Colloquium (MQ) on Nanoelectronics is being hosted by the IEEE Electron Device Society UP Chapter in collaboration with the Department of Electrical Engineering at IIT Kanpur. Distinguished speakers from renowned universities will be presenting on wide range of topics in Nanoelectronics. The MQ will be organized into 1 hour talks by the speakers. The agenda would be as follows:

9:00 - 9:15Inauguration
9:15 - 9:30High Tea
9:30 - 10:30Nanotransistors with 2D materials: Opportunities and ChallengesProf. Navkanta Bhat
10:30 - 11:30Revisiting gate C-V characterization for high mobility semiconductor MOS devicesProf. Anisul Haque
East West Univ.
11:30 - 11:45Tea
11:45 - 12:45Prof. V. Ramgopal Rao
IIT Delhi
12:45 - 14:15Lunch
14:15 - 15:15ASM-HEMT - First Industry Standard Compact Model for GaN HEMTsProf. Yogesh Singh Chauhan
IIT Kanpur
15:15 - 16:15Spintronics - Perspectives and ChallengesProf. Brajesh Kumar Kaushik
IIT Roorkee
16:15 - 16:30Tea
16:30 - 17:30Advanced Hetero structure based Nano Scale MOSFETsProf. Chandan Kumar Sarkar
Jadavpur Univ.
Coordinator: Dr. Yogesh S.Chauhan IIT Kanpur, India

Aug 7, 2017


Tenth International Caribbean Conference on Devices, Circuits and Systems (ICCDCS 2017)

June 5-7 2017, Cozumel, México
08:00 to 9:00RegistrationRegistrationRegistration 
08:45 to 9:00Opening Ceremony
09:00 to 10:00Key Note 1: "Adaptive Heterogenous Multi-Core Technologies- Intelligent, Interconnected and Integrated Cyber-Physical Systems (I3CPS)"Jürgen BeckerKey Note 3: "The Life and Times of Eugeni García"Benjamín ÍñiguezKey Note 6: "On the Extraction Methods for MOSFET Series Resistance and Mobility Degradation using a Single Test Device",Adelmo Ortiz Conde
10:00 to 10:30BreakBreakBreak
10:30 to 12:30Session 1Session 3Session 5
10:30 to 10:50"Model Based Photopic Electroretinogram Source Separation: A Multiresolution Analysis Approach"Prashanth Chetlur Adithya, Alaql Abdulrahman, Radouil Tzekov, Ravi Sankar and Wilfrido Moreno"A Programmable CMOS Voltage Controlled Ring Oscillator for Radio-Frequency Diathermy On-chip Circuit"Antonio Corres- Matamoros, Esteban Martinez-Guerrero and Jose E. Rayas-Sanchez"Health Index Assessment for Power Transformers with Thermal Upgraded Paper up to 230kV, Using Fuzzy Inference. Part II: A Sensibility Analysis"Diego Chacón, Juan Pablo Lata and Ricardo Medina
10:50 to 11:10"Analytical Model Parameter Determination for Microwave On-Chip Inductors up to the Second Resonant Frequency"José Valdés Rayón, Reydezel Torres and Roberto Murphy"A logarithmic CMOS image sensor with wide output voltage swing range"Fernando Campos, Mário Bordon, Marcelo Silva and Jacobus Swart"Implementation Model Using a Hippocratic Protocol in Mobile Terminals with NFC Technology"Carlos Kowalevicz, Jose Pirrone Puma and Monica Huerta
11:10 to 11:30"Energy Consumption Improvement based on Distance Adaptive Modulation in Optical Elastic Network"Sabi Bandiri, Rafael Braga, Tales Pimenta and Danilo Spadoti"Improving Magnitude Response in Two-Stage Corrector Comb Structure"Gordana Jovanovic Dolecek and Lyda Herrera Sepulveda"Internet of Things as an Attack Vector to Critical Infrastructures of Cities"Pablo Leonidas Gallegos-Segovia, Jack Fernando M. Larios-Rosillo and Erwin Jairo Sacoto-Cabrera
11:30 to 11:50"Switching Region Analysis for SOTB Technology"Carlos Cortes Torres, Nobuyuki Yamasaki and Hideharu Amano"Analysis of the influence of the buffer layer in the characteristic impedance of electro-optic modulators"Ana Gabriela Correa Mena, Luis Alejandro González Mondragón, Leidy Johana Quinteros Rodríguez, José Valdés Rayón and Ignacio Enrique Zaldívar Huerta"Sensors for Parkinson's Disease Evaluation"Raquel Torres, Monica Huerta, Ricardo Gonzalez, Roger Clotet and Juan Pablo Bermeo
11:50 to 12:10"Scalable Models to Represent the Via-Pad Capacitance and Via-Traces Inductance in Multilayer PCB High-Speed Interconnects"Abraham Isidoro Muñoz, Miguel Angel Tlaxcalteco Matus, Reydezel Torres Torres and Gaudencio Hernandez Sosa"Impact of neglecting the metal losses on the extraction of the relative permittivity from PCB transmission line measurements"Erika Yazmin Teran Bahena and Reydezel Torres Torres"QoS Evaluation of VPN in a Raspberry Pi devices over Wireless Network"Luis Caldas, Juan Jara and Mónica Huerta
12:10 to 12:30"Implementation of a Reconfigurable Neural Network in FPGA"Janaina Oliveira, Robson Moreno, Odilon Dutra and Tales Pimenta"Reconfigurable FIR Filter Coefficient Optimization in Post-Silicon Validation to Improve Eye Diagram for Optical Interconnects",Ismael Duron-Rosales, Francisco E. Rangel-Patino, Jose E. Rayas-Sanchez, Jose L. Chavez-Hurtado and Nagib Hakim"A Proposed Digital Predistorter Based on NLMS and PSO Algorithms"Omar Alngar, Walid El-Deeb and El-Sayed El-Rabaie
12:30 to 15:00LunchLunchClosing remarks
15:00 to 16:00Key Note 2: "Following the Path of 3D Integration"Malgorzata Chrzanowska-JeskeKey Note 4: “Modeling and Verification of Heterogeneous Systems”Filipe Vinci
16:00 to 16:15BreakPoster Introduction*
16:15 to 17:55Session 2Session 4
16:15 to 16:35"MRAM control Transistor Resilience against Heavy-Ion Impacts", Walter Enrique Calienes Bartra, Raphael Brum, Guilherme Flach and Ricardo ReisBreak w/poster session (16:15 to 17:00)
16:35 to 16:55"A Charge-controlled Memristor Model for Image Edge Detection with a Memristive Grid"Arturo Sarmiento and Yojanes Rodríguez-Velásquez
16:55 to 17:15"Characterization and modelling of Ag/TiO2/ITO devices exhibiting bipolar memristive properties", Jesús Jiménez-León, Arturo Sarmiento, Carlos De La Cruz Blas and Cristina Gomez-Polo
17:15 to 17:35"Assessing the accuracy of the open, short and open-short de-embedding methods for on-chip transmission line s-parameters measurements"Juan Garcia Santos and Reydezel TorresKey Note 5: (17:00 to 18:00) "Innovation by ASIC design and emerging substream markets"Jacobus Swart
17:35 to 17:55"Evaluation of Interconnects Based on Electromigration Criteria and Circuit Performance"Rafael Nunes, Roberto Orio and Jacobus Swart
19:00Welcome Cocktail
19:30Conference Banquet
Poster Session:
"Differentiated synchronization plus FHIR a solution for EMR's Ecosystem", Roger Clotet, Emilio Hernández and Monica Karel Huerta
"Design and Validation of a Portable Radio-Frequency Diathermy Prototype", Antonio Corres-Matamoros, Esteban Martinez-Guerrero and Jose E. Rayas-Sanchez
"Stimulating social interaction among elderly people through sporadic social networks", Jorge Osmani Ordoñez-Ordoñez, Jack Fernando Bravo-Torres, Oscar David Sari-Villa, Esteban Fernando Ordoñez-Morales, Martín López-Nores and Yolanda Blanco-Fernández
"Sensing Climatic Variables in a Orchid Greenhouse", Luis Fernandez, Mónica Huerta, Giovanni Sagbay, Roger Clotet and Angel Soto
"Low cost system for monitoring physiological signals using FPGA and Android Tablet", J. Bucheli, D. Rivas, J. Gavilema, D. Mullo, J. L. Carrillo, M. Huerta

Aug 3, 2017

Basics of MOSFET Modeling

Basics of MOSFET Modeling with LabVIEW/LTspice 
  • Introduction to MOSFET Models 
  • Functions and Parameter Extraction
  • visit

[paper] On the Physical Behavior of Cryogenic IV and III-V Schottky Barrier MOSFET Devices

On the Physical Behavior of Cryogenic IV and III–V Schottky Barrier MOSFET Devices
Mike Schwarz, Member, IEEE, Laurie E. Calvet, Member, IEEE, John P. Snyder, Member, IEEE, Tillmann Krauss, Udo Schwalke, Senior Member, IEEE, and Alexander Kloes, Senior Member, IEEE
in IEEE TED , vol.PP, no.99, pp.1-8
doi: 10.1109/TED.2017.2726899

Abstract: The physical influence of temperature down to the cryogenic regime is analyzed in a comprehensive study and the comparison of IV and III-V Schottky barrier (SB) double-gate MOSFETs. The exploration is done using the Synopsys TCAD Sentaurus device simulator and first benchmarked with experimental data. The important device physics of both SB-MOSFETs and conventional MOSFETs are reviewed. The impact of temperature on device performance down to the liquid-nitrogen regime is then explored. We find reduced drive currents in SB-MOSFETs fabricated on small effective mass materials and that SB lowering can significantly improve SB-MOSFETs, especially at low temperatures [read more...]

This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination

Aug 1, 2017

[paper] Circuit-level simulation methodology for Random Telegraph Noise by using Verilog-AMS

T. Komawaki, M. Yabuuchi, R. Kishida, J. Furuta, T. Matsumoto and K. Kobayashi
Circuit-level simulation methodology for Random Telegraph Noise by using Verilog-AMS
2017 IEEE ICICDT, Austin, TX, USA, 2017, pp. 1-4.
doi: 10.1109/ICICDT.2017.7993526

Abstract: As device sizes are downscaled to nanometer, Random Telegraph Noise (RTN) becomes dominant. It is indespensable to accurately estimate the effect of RTN. We propose the RTN simulation method for analog circuits. It is based on the charge trapping model. We replicate the RTN-induced threshold voltage fluctuation to attach a variable DC voltage source to the gate of MOSFET by using Verilog-AMS. We confirm that drain current of MOSFETs temporally fluctuates. The fluctuations of RTN are different for each MOSFET. Our proposed method can be applied to estimate the temporal impact of RTN including multiple transistors. We can successfully replicate RTN-induced frequency fluctuations in 3-stage ring oscillators as similar as the measurement results [read more...]

Circuit Design and Simulation Project using eSim

Invitation to participate in Circuit Design and Simulation Project using eSim

The FOSSEE (Free and Open Source Software for Education) project based at lIT Bombay has initiated a Circuit Design and Simulation Project using esim (an open source EDA tool for circuit design, simulation, analysis and PCB design).

Interested candidates can take any solved electronic circuit from any source and redesign it using eSim and submit it to us. Candidates will be rewarded with certificates and honorarium after a review process. These circuits will also be published on our website under an appropriate open source license. 

For more details, please visit: