For more details, please visit: http://esim.fossee.in/circuit-simulation-project
Aug 1, 2017
Circuit Design and Simulation Project using eSim
For more details, please visit: http://esim.fossee.in/circuit-simulation-project
Jul 26, 2017
Analysis of Short-Channel Effects in Junctionless DG MOSFETs #papers https://t.co/P2sqAueamw
Analysis of Short-Channel Effects in Junctionless DG MOSFETs #papers https://t.co/P2sqAueamw
— Wladek Grabinski (@wladek60) July 26, 2017
from Twitter https://twitter.com/wladek60
July 26, 2017 at 11:39AM
via IFTTT
[paper] A Compact Model for the Statistics of the Low-Frequency Noise of MOSFETs With Laterally Uniform Doping
doi: 10.1109/TED.2017.2713301
Jul 25, 2017
[paper] Compact On-Wafer Test Structures for Device RF Characterization
doi: 10.1109/TED.2017.2717196
Jul 8, 2017
[mos-ak] [2nd Announcement and Call for Papers] 15th MOS-AK ESSDERC/ESSCIRC Workshop
http://www.mos-ak.org/leuven_2017/
September 11, 2017 Leuven
2nd Announcement and Call for Papers
Together with the ASCENT Network represented by Profs Jim Greer and Nicolas Cordero as well as International MOS-AK Board of R&D Advisers: Larry Nagel, Omega Enterprises Consulting (USA), Andrei Vladimirescu, UCB (USA); ISEP (FR) and all the Extended MOS-AK TPC Committee, we have pleasure to invite to the 15th MOS-AK Compact Modeling Workshop which will be organized for consecutive 15time as in integral part of the ESSDERC/ESSCIRC Conference in Leuven on Sept.11, 2017.
Planned MOS-AK workshop is organized with aims to strengthen a network and discussion forum among experts in the field, enhance open platform for information exchange related to compact/SPICE modeling and Verilog-A standardization, bring people in the compact modeling field together, as well as obtain feedback from technology developers, circuit designers, and CAD/EDA tool developers and vendors.
Important Dates:
- Preannouncement - March 2017
- Call for Papers - June 2017
- Final Workshop Program - August 2017
- MOS-AK Workshop - Sept.11, 2017
Venue: Leuven (B) <http://www.esscirc-essderc2017.org/venue>
Topics to be covered include the following among other related to the compact/SPICE modeling :
- Compact Modeling (CM) of the electron devices
- Advances in semiconductor technologies and processing
- Verilog-A language for CM standardization
- New CM techniques and extraction software
- Open Source TCAD/EDA modeling and simulation
- CM of passive, active, sensors and actuators
- Emerging Devices, TFT, CMOS and SOI-based memory cells
- Microwave, RF device modeling, high voltage device modeling
- Nanoscale CMOS devices and circuits
- Technology R&D, DFY, DFT and reliability/ageing IC Designs
- Foundry/Fabless Interface Strategies
- Nicolas Cordero, Tyndal (IRL)
- Denis Flandre, CUL (B)
- Jim Greer, Tyndal (IRL)
- Benjamin Iniguez URV (SP)
- Marcelo Pavanello, FEI (BR)
- Jean-Pierre Raskin, CUL (B)
- Wim Schoenmaker, Magwel (B)
- Chika Tanaka, Toshiba (J)
- Ashkhen Yesayan, IRPhE (AM)
(any related inquiries can be sent to papers@mos-ak.org)
Online Workshop Registration
(any related inquiries can be sent to register@mos-ak.org)
Postworkshop Publications:
in a special issue of the International Journal of High Speed Electronics and Systems
Extended MOS-AK Committee
You received this message because you are subscribed to the Google Groups "mos-ak" group.
To unsubscribe from this group and stop receiving emails from it, send an email to mos-ak+unsubscribe@googlegroups.com.
To post to this group, send email to mos-ak@googlegroups.com.
Visit this group at https://groups.google.com/group/mos-ak.
For more options, visit https://groups.google.com/d/optout.
Jul 4, 2017
[paper] A Compact Model for the Statistics of the Low-Frequency Noise of MOSFETs With Laterally Uniform Doping
doi: 10.1109/TED.2017.2713301
Abstract: In this paper, we develop a compact physics-based statistical model for random telegraph noise-related low-frequency noise in bulk MOSFETS with laterally uniform doping. The proposed model is suited for modern compact device models, such as PSP, BSIM, and EKV. With our proposed model, one can calculate the expected value and the variability of the noise as a function of bias and device parameters. We validate the model through numerous experimental results from different CMOS nodes, down to 40 nm. [read more...]
Jun 26, 2017
Multiple Honors for E3S Theme Leader, Professor Tsu-Jae King Liu
Jun 22, 2017
[paper] Design Strategies for Ultralow Power 10nm FinFETs
Abstract: In this work, new design strategies for 10nm node NMOS bulk FinFET transistors are investigated to meet low power (LP) (20pA/μm< IOFF <50pA/μm) and ultralow power (ULP) (IOFF <20pA/μm) requirements using three dimensional (3D) TCAD simulations. The punch-through stop implant, source and drain junction placement and gate workfunction are varied in order to study the impact on the OFF-state current (IOFF), transconductance (gm), gate capacitance (Cgg) and intrinsic frequency (fT). It is shown that the gate length of 20nm for the 10nm node FinFET can meet the requirements of LP transistors and ULP transistors by source-drain extension engineering, punch-through stop doping concentration, and choice of gate workfunction.
[read more https://doi.org/10.1016/j.sse.2017.06.012]
Rising SOI tide lifts Soitec into profit
https://shar.es/1BtAZy
Sent using ShareThis
Jun 14, 2017
[C4P] IEDM 2017
The Annual International Electron Devices Meeting will be held at the Hilton San Francisco Union Square San Francisco, CA December 2-6, 2017
Abstract Deadline (four page final paper): August 2nd, 2017
A Call for Papers flyer is available here: IEDM 2017 Call For Papers.
Customized Call for Papers for each of the technical subcommittee areas are also available:
- Circuit and Device Interaction (CDI)
- Characterization, Reliability, and Yield (CRY)
- Compound Semiconductor and High Speed Devices (CHS)
- Memory Technology (MT)
- Modeling and Simulation (MS)
- Material and interface modeling
- Compact models
- Kinetic Monte Carlo and Molecular Dynamics
- Reliability and variability modeling
- Technology benchmarking
New or trending areas include: - First principle based quantum transport
- Process simulation with atomistic methods
- Self heating, interconnect and packaging
- Nano Device Technology (NDT)
- Optoelectronics, Displays, and Imagers (ODI)
- Power Devices (PD)
- Process and Manufacturing Technology (PMT)
- Sensors, MEMS, and BioMEMS (SMB)
[paper] Well-Posed Device Models for Electrical Circuit Simulation
A Guide to Creating Robust Device Models
A. Gokcen Mahmutoglu, Tianshi Wang, Archit Gupta and Jaijeet Roychowdhury
March 25, 2017
NEEDS has a vision for a new era of electronics that couples the power of billion-transistor CMOS technology with the new capabilities of emerging nano-devices and a charter to create high-quality models and a complete development environment that enables a community of compact model developers.
NEEDS Team: Purdue, MIT, UC Berkeley, and Stanford.”
1For more information about NEEDS please visit https://nanohub.org/groups/needs/.
Jun 13, 2017
[mos-ak] [Workshop Program] 2nd Sino MOS-AK Workshop in Hangzhou June 29-30, 2017
Hangzhou June 29-30, 2017
Workshop Program online http://www.mos-ak.org/
Together with the Honorary Committee Chair LingLing Sun, HangZhou Dianzi University and International MOS-AK Board of R&D Advisers: Larry Nagel, Omega Enterprises Consulting (USA), Andrei Vladimirescu, UCB (USA); ISEP (FR) as well as the local coordinator Min Zhang, XMOD (Shanghai) and all the Extended MOS-AK TPC Members, we have pleasure to invite to the 2nd Sino MOS-AK Workshop in Hangzhou on June 29-30, 2017. The MOS-AK workshop is organized with aims to strengthen a network and discussion forum among experts in the field, enhance open platform for information exchange related to the compact/SPICE modeling and its Verilog-A standardization, bring people in the compact modeling field together, as well as obtain feedback from technology developers, circuit designers, and CAD/EDA tool developers and vendors.
- 2nd Announcement - April 2017
- Final Workshop Program - June 2017
- 2nd Sino MOS-AK Workshop - June 29-30, 2017
会议场所:杭州电子科技大学科技馆
Hangzhou Dianzi University; Science & Technology Museum
http://www.mos-ak.org/hangzhou_2017/
http://www.xmodtech.cn/Agenda (local link)
Note:
Above topic and time arrangement sequence could be with tiny variation due to presenter's personal reason
(演讲顺序可能有改变,敬请留意)
Online MOS-AK/Hangzhou Workshop Registration
(any related inquiries can be sent to register@mos-ak.org)
Postworkshop Publications:
Selected best MOS-AK technical presentation will be recommended for further publication
in a special issue of the International Journal of High Speed Electronics and Systems
Extended MOS-AK Committee
You received this message because you are subscribed to the Google Groups "mos-ak" group.
To unsubscribe from this group and stop receiving emails from it, send an email to mos-ak+unsubscribe@googlegroups.com.
To post to this group, send email to mos-ak@googlegroups.com.
Visit this group at https://groups.google.com/group/mos-ak.
For more options, visit https://groups.google.com/d/optout.
May 16, 2017
Working Student in Power Management (Intel Munich)
Your main tasks in this full time position will be to:
- Setup a new framework to manage the power data in a new tool and environment
- Migrate existing project power consumption specifications and measurements currently in Excel
- Measure and correlate power KPIs on engineering samples in the post-silicon lab.
- Validate current power modelling approach and propose further model optimizations
- Contribute to the reporting and documentation for other teams and management
[read more...]
May 15, 2017
A Guide to Creating Robust Device Models
A Guide to Creating Robust Device Models
A. Gokcen Mahmutoglu, Tianshi Wang, Archit Gupta and Jaijeet Roychowdhury
March 25, 2017
1For more information about NEEDS please visit https://nanohub.org/groups/needs/
https://nanohub.org/resources/26200/download/well-posed_device_models-29453e4.pdf
Apr 25, 2017
[mos-ak] [C4P] IJHSES / MOS-AK Special Issue
The IJHSES Call for Papers
Special Issue on Advances in the Compact/SPICE Modeling
and its Verilog-A Standardization
Compact/SPICE models for circuit level simulation are essential element of supporting CAD/EDA tools for advanced integrated circuit designs. Rapid mainstream CMOS technology expansion and its scaling into the nanometer regime demands development of a fully physical as well as technology predictive compact/SPICE models for circuit simulation which provides adequate, full range DC, AC, RF, and noise characteristics and its geometry, bias, temperature scaling. These tasks becomes a major R&D challenge. Fast new technology nodes developments also impose new challenges on the compact/SPICE models maintenance and development as well as on its Verilog-A standardization for the model implementation, validation and dissemination.
Standard, core compact models should include and update noise/mismatch and reliability/variability models as well as proximity effects to adequately model nanoscale devices and technologies including nonclassical MOSFETs, multigate FinFETs and nanowire FETs partially/fully-depleted ultra thin body (UTB) SOI, and thin-film transistors (TFTs). High-frequency, high-voltage high-power, high-temperature devices have been extensively investigated, and their compact models to be reviewed, too. Heterogeneous integration opens a new perspectives to the CMOS platform to integrate different materials (III-V/Ge channel, organic and different source/drain injection mechanisms (Schottky-barrier, tunneling, junctionless FETs, and others) and new nonclassical devices, high GHz/THz range detectors, Bio/Med sensors, actuators, MEMS, among others, to support emerging device in future VLSI, IoT applications and beyond.
Therefore, there is an emerging need for an new special issue to review status, challenge and advancement in the compact/SPICE modeling for nanoscaled and emerging technologies as well as beyond. The IJHSES Editors seek original manuscripts for a special issue on advanced in the Compact/SPICE Modeling and its Verilog-A standardization.
Topics to be covered include the following, but are not limited to:
Advances in semiconductor technologies and processing
Compact Modeling (CM) of the electron devices
Verilog-A language for CM standardization
New CM techniques and extraction software
FOSS TCAD/EDA modeling and simulation
CM of passive, active, sensors and actuators
Emerging Devices, TFT CMOS and SOI-based memory cells
Organic, Bio/Med devices/technology modeling
Microwave, RF device modeling, HV/Power device modeling
Nanoscale CMOS devices and circuits
Technology R&D, DFY, DFT and IC Designs
Foundry/Fabless Interface Strategies
Paper Submission and Review Schedule:
First call for papers: April 2017
Second announcement: June 2017
Special Issue Due: Dec. 2017
IJHSES Editor-in-Chief | Co-Editors-in-Chiefs | Guest Editors |
Michael Shur Rensselaer Polytechnic Institute (USA) | Wladek Grabinski MOS-AK Association (EU) Benjamin Iñiguez DEEEA, ETSE, URV (SP) | Jean-Michel Sallese EPFL Lausanne (CH) Daniel Tomaszewski ITE Warsaw (PL) |
You received this message because you are subscribed to the Google Groups "mos-ak" group.
To unsubscribe from this group and stop receiving emails from it, send an email to mos-ak+unsubscribe@googlegroups.com.
To post to this group, send email to mos-ak@googlegroups.com.
Visit this group at https://groups.google.com/group/mos-ak.
For more options, visit https://groups.google.com/d/optout.
Apr 24, 2017
[mos-ak] [2nd Announcement and Call for Papers] 2nd Sino MOS-AK Workshop in Hangzhou (CN) June 29-30, 2017
2nd Announcement and Call for Papers
Together with Prof. LingLing Sun, HangZhou Dianzi University, the honorary MOS-AK workshop chair, Dr. Min Zhang, XMOD (Shanghai), local workshop coordinator and International MOS-AK Board of R&D Advisers: Larry Nagel, Omega Enterprises Consulting (USA), Andrei Vladimirescu, UCB (USA); ISEP (FR) as well as all the Extended MOS-AK TPC Committee, we have pleasure to invite to the 2nd Sino MOS-AK Workshop which will be held at 会议场所:杭州电子科技大学科技馆 Hangzhou Dianzi University Science & Technology Museum on June 29-20, 2017 in Hangzhou (CN).
Planned MOS-AK workshop is organized with aims to strengthen a network and discussion forum among experts in the field, enhance open platform for information exchange related to compact/SPICE modeling and Verilog-A standardization, bring people in the compact modeling field together, as well as obtain feedback from technology developers, circuit designers, and CAD/EDA tool developers and vendors.
- Preannouncement - March 2016
- Call for Papers - April 24 2017
- Final Workshop Program - June. 2017
- MOS-AK Workshop - June 29-30, 2017
会议场所:杭州电子科技大学科技馆
Hangzhou Dianzi University Science & Technology Museum
Hangzhou (CN)
- Compact Modeling (CM) of the electron devices
- Advances in semiconductor technologies and processing
- Verilog-A language for CM standardization
- New CM techniques and extraction software
- Open Source TCAD/EDA modeling and simulation
- CM of passive, active, sensors and actuators
- Emerging Devices, TFT, CMOS and SOI-based memory cells
- Microwave, RF device modeling, high voltage device modeling
- Nanoscale CMOS devices and circuits
- Technology R&D, DFY, DFT and reliability/ageing IC Designs
- Foundry/Fabless Interface Strategies
- Eric Leclerc, UMC Foundry (F)
- Ling Li, Chinese Academy of Sciences (CN)
- Helmut Puchner, Cypress Semi (US)
- Paulius Sakalas, TU Dresden (D)
- Pete Zampardi, RFMD (US)
- Thomas Zimmer, Uni. Bordeaux (F)
Prospective authors should submit abstract online
Notification of Acceptance: 5th June 2017 (Monday)
Submission of final manuscript: 19th June 2017 (Monday)
Online Workshop Registration
Postworkshop Publications:
Selected best MOS-AK technical presentation will be recommended for further publication
in a special issue of the International Journal of High Speed Electronics and Systems
Extended MOS-AK Committee
You received this message because you are subscribed to the Google Groups "mos-ak" group.
To unsubscribe from this group and stop receiving emails from it, send an email to mos-ak+unsubscribe@googlegroups.com.
To post to this group, send email to mos-ak@googlegroups.com.
Visit this group at https://groups.google.com/group/mos-ak.
For more options, visit https://groups.google.com/d/optout.
Apr 23, 2017
[mos-ak] [press note] Spring MOS-AK Workshop at DATE Conference in Lausanne, March 31, 2017
Modeling of Systems and Parameter Extraction Working Group
Spring MOS-AK Workshop at DATE
Lausanne, March 31, 2017
The MOS-AK Compact Modeling Association, a global compact/SPICE modeling and Verilog-A standardization forum, held its annual spring workshop as an integral engineering event at the DATE Conference on March 30, 2017 in Lausanne (CH). The event was coorganized by Jean-Michel Sallese, EPFL and its technical program was coordinated by Larry Nagel, OEC (USA) and Andrei Vladimirescu, UCB (USA); ISEP (FR) representing the International MOS-AK Board of R&D Advisers. The workshop was co-sponsored by MPI Corporation (lead sponsor) and Swiss IEEE Section, with technical program promotion provided by the IEEE WiE Group (CH), Eurotraining and NEEDS of nanoHUB.org as well as FOSSEE fossee.in
A group of the international academic researchers and modeling engineers attended 12 technical compact modeling presentations covering full development chain form the nanoscaled technologies thru semiconductor devices modeling to advanced IC design support. The MOS-AK speakers have shared their latest perspectives on compact/SPICE modeling and Verilog-A standardization in the dynamically evolving semiconductor industry and academic R&D.
The event featured advanced technical presentations covering compact model development, implementation, deployment and standardization covering full engineering R&D chain: TCAD/processing, device modeling, transistor level IC design support. These contributions were delivered by leading academic and industrial experts, including: Nicolas Cordero, Tyndall (IE) ASCENT (Nanoelectronics Network) - Open Access to 14nm PDKs; Vadim Kuznetsov, Bauman Moscow TU (RU) The first stable release of Qucs-S and advances in XSPICE model synthesis; Anurag Mangla, ams AG (A) Interactive tool for quick calculation of design oriented MOSFET parameters; Maria-Alexandra Paun, EPFL (CH) Optimal geometry selection for Hall sensors integrated in CMOS technological process; Heinz-Olaf Müller, Plastic Logic (D) Verilog-A model for ferroelectrics in organic electronics; Andrej Rumiantsev, MPI Corp. (TW) New Approach to Reduce Time-to-data when Characterizing Advanced Semiconductor Devices; Mathieu Luisier, ETH Zurich (CH), Physics-based Modeling of Nano-Devices: Requirements and Examples; Felix Salfelder, University of Leeds (UK) Semiconductor Device Compact Modelling with Ageing Effects; Theodor Hillebrand, University of Bremen (D) Unified charge-based Transistor Model including Degradation Mechanisms; Catherine Dehollain, EPFL (CH) Design trade-off between remote power and data communication for remotely powered sensor networks; Sandro Carrara, EPFL (CH) Bio/Nano/CMOS interfaces for Ultrasensitive Memristive Biosensors; Matthias Bucher; TUC (GR), giving an EKV3 model update. The presentations are available online for download at <http://www.mos-ak.org/lausann
The MOS-AK Modeling Working Group has various deliverables and initiatives including a book entitled "Open Source CAD Tools for Compact Modeling" and an open Verilog-A directory with models and supporting CAD software. The MOS-AK Association plans to continue its standardization efforts by organizing additional compact modeling meetings, workshops and courses in Europe, USA, India and China throughout 2017/2018 including:
* 15th MOS-AK ESSDERC/ESSCIRC Workshop in Leuven (Sept.11, 2017)
* 10th International MOS-AK Workshop in Silicon Valley; Dec. 2017
* Spring MOS-AK Workshop Strasbourg (F) March 2018
About MOS-AK Association:
MOS-AK, an international compact modeling association primarily focused in Europe, to enable international compact modeling R&D exchange in the North/Latin Americas, EMEA and Asia/Pacific Regions. The MOS-AK Modeling Working Group plays a central role in developing a common language among foundries, CAD vendors, IC designers and model developers by contributing and promoting different elements of compact/SPICE modeling and its Verilog-A standardization and related CAD/EDA tools for the compact models development, validation/implementation and distribution. For more information please visit: mos-ak.org
About MPI Corporation:
You received this message because you are subscribed to the Google Groups "mos-ak" group.
To unsubscribe from this group and stop receiving emails from it, send an email to mos-ak+unsubscribe@googlegroups.com.
To post to this group, send email to mos-ak@googlegroups.com.
Visit this group at https://groups.google.com/group/mos-ak.
For more options, visit https://groups.google.com/d/optout.
Apr 19, 2017
2017 National Academy of Inventors Fellow Induction
Apr 18, 2017
2017 IEEE Andrew S. Grove Award
Apr 17, 2017
[paper] Artificial neural network design for compact modeling of generic transistors
Technology, Kowloon, Hong Kong
Apr 4, 2017
Starting Framework of the IRDS Roadmap
- Applications Benchmarking
- More Moore
- Beyond CMOS (Emerging Research Devices)
- Outside System Connectivity
- Factory Integration
- Metrology
- Environment, Safety, and Health
- Yield Enhancement
- System and Architecture
Mar 24, 2017
NIST Digital Library of Mathematical Functions
- 2016-12-21 DLMF Update; Version 1.0.14
- 2016-09-16 DLMF Update; Version 1.0.13
- 2016-09-09 DLMF Update; Version 1.0.12
- 2016-06-08 Future expansion
- More news
[paper] Pulsed I-V on TFETs: Modeling and Measurements
Quentin Smets, Anne Verhulst, Ji-Hong Kim, Jason P. Campbell, David Nminibapiel, Dmitry Veksler, Pragya Shrestha, Rahul Pandey, Eddy Simoen, David Gundlach, Curt Richter, Kin P. Cheung, Suman Datta, Anda Mocuta, Nadine Collaert, Aaron V.-Y. Thean, and Marc M. Heyns
in IEEE Transactions on Electron Devices, vol. 64, no. 4, pp. 1489-1497, April 2017
doi: 10.1109/TED.2017.2670660
Mar 16, 2017
[mos-ak] [paper submission] Device and Circuit Compact Modeling TRACK4 at ESSDERC
Papers must not exceed four A4 pages with all illustrations and references included. All submissions must be received by 10 April, 2017. After selection of papers, the authors will be informed about the decision of the Technical Program Committee by e-mail by June 2, 2017. At the same time, the complete program will be published on the ESSDERC/ESSCIRC website.
--
ESSDERC TRACK4: Device and Circuit Compact Modeling
TPC <http://www.esscirc-
Topics:<http://www.esscirc-
Compact/SPICE modeling of electronic, optical, organic, and hybrid devices and their IC implementation and interconnection. Topics include compact/SPICE models and its Verilog-A standardization of the semiconductor devices (including Bio/Med sensors, MEMS, Microwave, RF, High voltage and Power), parameter extraction, compact models for emerging technologies and novel devices, performance evaluation, reliability, variability, and open source benchmarking/implementation methodologies. Modeling of interactions between process, device, and circuit design as well as Foundry/Fabless Interface Strategies.
---
You received this message because you are subscribed to the Google Groups "mos-ak" group.
To unsubscribe from this group and stop receiving emails from it, send an email to mos-ak+unsubscribe@googlegroups.com.
To post to this group, send email to mos-ak@googlegroups.com.
Visit this group at https://groups.google.com/group/mos-ak.
For more options, visit https://groups.google.com/d/optout.
Qucs Roadmap
- For simpler enhancements an issue/bug ticket shall be created and referenced back here. The pertinent discussion and documentation should be done on the body of each ticket.
- For more complex enhancements a Qucs Enhancement Proposal should be created and reference back here.
Read more about QUCS Roadmap
Mar 7, 2017
Bio-SPICE
In collaboration with other Bio-SPICE, Community members, we will develop, license, distribute, and maintain a comprehensive software environment that integrates a suite of analytical, simulation, and visualization tools and services to aid biological researchers engaged in building computable descriptions of cellular functions. From disparate data analysis and information mining to experimental validation of computational models of cell systems, our environment will offer a comprehensive substrate for efficient research, collaboration, and publication.
Mission
Bio-SPICE, is intended for modeling and simulation of spatio-temporal processes in living cells. The goals of Bio-SPICE, are to support discovery through:
- Developing computational and mathematical models of bio-molecular systems in cells capturing the nature of gene-protein interactions
- Developing tools that can rapidly incorporate relevant experimental data and knowledge known in the literature to build models of pathways, networks, and spatial processes
- Developing simulation tools for the dynamic analysis of bio-molecular systems
- Creating an extensible framework for easy insertion of models and their refinement, as well as customization to specific mechanisms
[paper] III-V Channel Double Gate FETs
in III-V Channel Double Gate FETs
doi: 10.1109/TNANO.2017.2669092