Papers in IEEE TED, Vol 56 (8), Aug. 2009

Random-Dopant-Induced Variability in Nano-CMOS Devices and Digital Circuits

Li, Y.; Hwang, C.-H.; Li, T.-Y.
Page(s): 1588-1597

A New Three-Dimensional Capacitor Model for Accurate Simulation of Parasitic Capacitances in Nanoscale MOSFETs

Guo, J.-C.; Yeh, C.-T.
Page(s): 1598-1607

A Simple Semiempirical Short-Channel MOSFET Current–Voltage Model Continuous Across All Regions of Operation and Employing Only Physical Parameters

Khakifirooz, A.; Nayfeh, O. M.; Antoniadis, D.
Page(s): 1674-1680

SINANO-NANOSIL Workshop

The SINANO-NANOSIL Workshop will take place in Athens on September 18th, 2008, during the ESSDERC-ESSCIRC Conference.

This Workshop, continuation of the former SINANO Workshop, is a very valuable discussion forum in the area of nanoelectronics devices.

The aim of this Workshop is to present the status and trends of CMOS and beyond-CMOS nanodevices for terascale ICs and to establish a discussion forum in the field of nanoelectronics devices.

The SINANO-NANOSIL Workshop is supported by the SINANO Institute, which is a new European entity created by the main laboratories of the European academic community working in nanoelectronics, and by the European Network of Excellence NANOSIL which targets Silicon-based Nanodevices and is funded by the European Commission for the 7th Framework Programme, from 2008 to 2011. The former SINANO Workshop was funded by the prebvious Network of Excellence, called SINANO.

The program of the SINANO-NANOSIL Workshop consists of several presentations given by a number of representatives of NANOSIL partners:

9:00 Limitations in future gate stack materials
O. Engstrom
Chalmers University

9:30 Metallic source/drain for advanced MOS architectures: from material engineering to device integration
E. Dubois,
IEMN

10:00 Coffee break

10:30 Advanced Memory devices using multi-gate and 3D structures
B. DeSalvo
LETI

11:00 Tunnel FET or Ferroelectric FET to achieve a sub-60mV/decade small swing switch
A. Ionescu
EPFL

11:30 Electron Transport in Graphene Quantum Dots and Quantum Point Contacts
L. Ponomarenko
University of Manchester

12:00 Lunch

13:30 Variability in Nanoscale CMOS and Nanowires
A. Asenov
University of Glasgow

14:00 Simulation of gate leakage currents in UTB MOSFETs and Nanowires
A. Schenk,
ETH-Zentrum

14:30 3D quantum transport simulations of Si Nanowires: impact of elastic and inelastic scattering
M. Pala
IMEP-LAHC, Grenoble INP-Minatec

15:00 Deterministic solution of the 1D Boltzmann transport equation
G. Baccarani, E. Gnani, A. Gnudi and S. Reggiani
ARCES-IUNET

15:30 End of the Workshop

9:00 Limitations in future gate stack materials

O. Engstrom

Chalmers University

9:30 Metallic source/drain for advanced MOS architectures: from material engineering to device integration

E. Dubois,

IEMN

10:00 Coffee break

10:30 Advanced Memory devices using multi-gate and 3D structures

B. DeSalvo

LETI

11:00 Tunnel FET or Ferroelectric FET to achieve a sub-60mV/decade small swing switch

A. Ionescu

EPFL

11:30 Electron Transport in Graphene Quantum Dots and Quantum Point Contacts

L. Ponomarenko
University of Manchester

12:00 Lunch

13:30 Variability in Nanoscale CMOS and Nanowires

A. Asenov

University of Glasgow

14:00 Simulation of gate leakage currents in UTB MOSFETs and Nanowires

A. Schenk,

ETH-Zentrum

14:30 3D quantum transport simulations of Si Nanowires: impact of elastic and inelastic scattering

M. Pala

IMEP-LAHC, Grenoble INP-Minatec

15:00 Deterministic solution of the 1D Boltzmann transport equation

G. Baccarani, E. Gnani, A. Gnudi and S. Reggiani

ARCES-IUNET

15:30 End of the Workshop

ESSCIRC/ESSDERC early registration deadline ***26/7/2009***

Some information from Matthias Bucher

Dear Colleagues,

Please let me draw your attention to the deadline for early registration for ESSDERC/ESSCIRC 2009 in Athens, 14-18/9/2009, is this Sunday, 26 July. For those who have not registered yet, consider the reduced registration fees, http://www.esscirc2009.org/?pid=3.

I also would like to draw your attention to the Tutorials on Monday 14/9/2009, http://www.esscirc2009.org/?pid=7. Of course you are aware the MOS-AK workshop is held on Friday 18/9/2009, please **do** register as well! (even though it is free, and even for those of you who might not attend ESSDERC/ESSCIRC).

As an additional information, I’m attaching below some links to hotels that you might want to consider booking, in the Acropolis and Plaka region, about 20-25 minutes (either metro and/or walking) or 15 minutes by taxi, from the Caravel hotel where the conference is held. Hotels very close to the Caravel are probably already booked (those indicated on the conference site) or very expensive (Hilton, and Caravel). Don't delay booking, I hope these are of some help.

Acropolis Museum Boutique hotel, 48 Sygrou Ave., 11720 Athens
http://www.booking.com/hotel/gr/acropolis-museum-boutique.en.html?sid=86c27c055ff3d2b31320a517ff769305

Airotel Parthenon, 6 Makri Str., 11742 Athens
http://www.booking.com/hotel/gr/parthenon.en.html?sid=86c27c055ff3d2b31320a517ff769305

Acropolis Select Hotel, 37-39 Falirou Str., 11742 Athens
http://www.tripadvisor.com/Hotel_Review-g189400-d230390-Reviews-Acropolis_Select_Hotel-Athens_Attica.html

or hotels in the "Plaka" area (again close to Acropolis and close to metro stations)

Amazon Hotel, Mitropoleos 19 & Pentelis 7, 10557 Athens
http://www.booking.com/hotel/gr/amazonathens.html

PLAKA HOTEL ATHENS, 7 Kapnikareas & Mitropoleos, Athens
http://www.holiday-in-athens.com/athens/plaka-hotel-athens.html

Are memristors the future of Artifical Intelligence?

Read more...