Dec 16, 2017

Surrogate #modeling and variability analysis of on‐chip spiral #inductors https://t.co/X2hm6rNKwd


from Twitter https://twitter.com/wladek60

December 16, 2017 at 11:03AM
via IFTTT
Posted by at No comments:
Labels: , ,

Dec 14, 2017

#AMD pushing out #opensource Vulkan driver https://t.co/wRk48P3MpN https://t.co/wX73QVJPrV


from Twitter https://twitter.com/wladek60

December 14, 2017 at 08:24AM
via IFTTT
Posted by at No comments:
Labels: , ,

#AMD pushing out #opensource Vulkan driver https://t.co/wRk48P3MpN


from Twitter https://twitter.com/wladek60

December 14, 2017 at 08:24AM
via IFTTT
Posted by at No comments:
Labels: , ,

Dec 12, 2017

Attacks, Myths, and Defenses; Chapter 5: Hardware #Trojans in Analog, Mixed-Signal, and #RF #ICs https://t.co/LECOn4v6P3 #paper https://t.co/VGQ2WS3u3e


from Twitter https://twitter.com/wladek60

December 12, 2017 at 01:14PM
via IFTTT
Posted by at No comments:
Labels: , ,

Dec 10, 2017

Kink effect in ultrathin #FDSOI #MOSFETs https://t.co/nOep8STDH9 #paper


from Twitter https://twitter.com/wladek60

December 10, 2017 at 11:08AM
via IFTTT
Posted by at No comments:
Labels: , ,

Dec 8, 2017

Out-of-equilibrium body potential measurements in pseudo-MOSFET for sensing applications https://t.co/BuunqVdHvy #paper


from Twitter https://twitter.com/wladek60

December 08, 2017 at 04:40AM
via IFTTT
Posted by at No comments:
Labels: , ,

How to use #Fossdroid to get #OpenSource Android apps https://t.co/tVb3nAeB6B


from Twitter https://twitter.com/wladek60

December 08, 2017 at 04:04AM
via IFTTT
Posted by at No comments:
Labels: , ,

Dec 6, 2017

#Modeling and #Simulation for Meeting the Challenges of #Battery Design https://t.co/o1mjcSnbx1... https://t.co/wYayKWbxAZ


from Twitter https://twitter.com/wladek60

December 06, 2017 at 08:01AM
via IFTTT
Posted by at No comments:
Labels: , ,

#Modeling and #Simulation for Meeting the Challenges of #Battery Design https://t.co/o1mjcSnbx1 https://t.co/SjHho90M7V


from Twitter https://twitter.com/wladek60

December 06, 2017 at 08:01AM
via IFTTT
Posted by at No comments:
Labels: , ,

Dec 2, 2017

Not Your Father’s #Analog #Computer https://t.co/IPAF5TMHws #paper


from Twitter https://twitter.com/wladek60

December 02, 2017 at 08:58PM
via IFTTT
Posted by at No comments:
Labels: , ,

Demystifying #SPICE #noise #simulation https://t.co/er91QH6ub7 #paper


from Twitter https://twitter.com/wladek60

December 02, 2017 at 08:54PM
via IFTTT
Posted by at No comments:
Labels: , ,

Nov 26, 2017

[paper] Recent Developments in Qucs-S Equation-Defined Modelling of Semiconductor Devices and IC’s

Recent Developments in Qucs-S Equation-Defined Modelling of Semiconductor Devices and IC’s
Mike Brinson, and Vadim Kuznetsov
International Journal of Microelectronics and Computer Science
2017, Volume 8, Number 1 
ISSN 2080-8755 / eISSN 2353-9607

Abstract—The Qucs Equation-Defined Device was introduce roughly ten years ago as a versatile behavioural simulation component for modelling the non-linear static and dynamic properties of passive components, semiconductor devices and IC macromodels. Today, this component has become an established element for building experimental device simulation models. It’s inherent interactive properties make it ideal for device and circuit modelling via Qucs schematics. Moreover, Equation-Defined Devices often promote a clearer understanding of the factors involved in the construction of complex compact semiconductor simulation models. This paper is concerned with recent advances in Qucs-S/Ngspice/XSPICE modelling capabilities that improve model construction and simulation run time performance of Equation-Defined Devices using XSPICE model syntheses. To illustrate the new Qucs-S modelling techniques an XSPICE version of the EPFL EKV v2.6 long channel transistor model together with other illustrative examples are described and their performance simulated with Qucs-S and Ngspice [read more...]

Fig: EKV2.6 Qucs-S long channel static I/V model test bench and typical simulated I/V output characteristics as Qucs-S Equation-Defined Model



Posted by at No comments:
Labels: , , , , , ,

Assessment of Germanane Field-Effect Transistors for CMOS Technology https://t.co/9nONoZjS12 #paper


from Twitter https://twitter.com/wladek60

November 26, 2017 at 12:25AM
via IFTTT
Posted by at No comments:
Labels: , ,

Nov 25, 2017

#Modeling of Quantum Confinement and Capacitance in III–V Gate-All-Around 1-D Transistors https://t.co/Ql0DQWQ5hf


from Twitter https://twitter.com/wladek60

November 25, 2017 at 06:09PM
via IFTTT
Posted by at No comments:
Labels: , ,

Comparative Analysis of Semiconductor Device Architectures for 5-nm Node and Beyond https://t.co/sGwqx6xw7E #paper


from Twitter https://twitter.com/wladek60

November 25, 2017 at 04:31PM
via IFTTT
Posted by at No comments:
Labels: , ,

TCAD Mobility #Model of III-V Short-Channel Double-Gate FETs Including Ballistic Corrections https://t.co/xAcLMzh4S9


from Twitter https://twitter.com/wladek60

November 25, 2017 at 06:04PM
via IFTTT
Posted by at No comments:
Labels: , ,

Nov 24, 2017

A Compact Quasi-Static Terminal Charge and Drain Current #Model for Double-Gate Junctionless Transistors and Its... https://t.co/zg9x86qUaH


from Twitter https://twitter.com/wladek60

November 24, 2017 at 09:39PM
via IFTTT
Posted by at No comments:
Labels: , ,

A Compact Quasi-Static Terminal Charge and Drain Current #Model for Double-Gate Junctionless Transistors and Its Circuit Validation - IEEE Journals & Magazine https://t.co/NgDkKN8gxr


from Twitter https://twitter.com/wladek60

November 24, 2017 at 09:39PM
via IFTTT
Posted by at No comments:
Labels: , ,
Subscribe to: Posts (Atom)