Showing posts with label compact models. Show all posts
Showing posts with label compact models. Show all posts

Mar 16, 2022

[paper] Cryogenic Temperature Effects in 10-nm Bulk CMOS FinFETs

Sujit K. Singh, Sumreti Gupta, Reinaldo A. Vega* and Abhisek Dixit
Accurate Modeling of Cryogenic Temperature Effects in 10-nm Bulk CMOS FinFETs Using the BSIM-CMG Model
in IEEE Electron Device Letters
DOI: 10.1109/LED.2022.3158495.
  
 Indian Institute of Technology, New Delhi (IN)
*IBM Research, Albany, NY (USA)

Abstract: In this letter, we have proposed modifications to the existing BSIM-CMG compact model to enhance its ability to model the behavior of short channel bulk FinFETs (both n and p-type) from room temperature down to cryogenic temperatures (10K). The proposed model is highly accurate in capturing the subthreshold swing, threshold voltage, and effective mobility trends observed in FinFET cryogenic operation. For efficient optimization of the proposed model parameters, we have proposed an adequate modeling strategy. We have compared convergence time between the existing BSIM-CMG model and the proposed model by simulating a reasonably large circuit using pseudo-inverters.

Fig (a) TEM image of the fin cross-section (b) Measured device layout-related parameters