Apr 3, 2024

[Linix Foundation] Open Source Summit: April 16-17


OSSNA 1
OSSNA 2
OSSNA 3

Hi WS, 

 

Open Source Summit North America starts in just 2 weeks - April 16-18 in Seattle, WA! 

The Schedule is PACKED.

 

We've got it all: 200+ sessions across 16 microconferences. From Linux to AI, Security, Cloud, Containers, OSPOs, and beyond. It's an all-you-can-learn buffet on today's most vital open source tech and topics.

What's NEW at OSS?

  • Lunch is now included in registration letting attendees stay onsite and get even more time for networking & collaboration.

  • Unconference Track: Have a topic you would like to discuss? Sign up onsite to schedule your talk.

  • AI-powered Networking App & Speed Networking, making it easier to find the right connections.

  • Access to Embedded Open Source Summit offering another 200 sessions at no added cost.

  • 3 NEW Microconferences: Digital Trust, Standards & Specification Forum and TechDocsCon.

  • LFX Mentorship Showcase: Hear from LF Mentorship Program mentees, recruit new talent, and support new developer contributions. Learn more here.

Register Now!

 

Register by April 7 and SAVE. Don't delay - prices go UP on April 8. 

 

Reduced registration fees are available starting at $275 for academics, government, hobbyist and $500 for small business. Review all registration types here

Don't Let Time Run Out!

Don't miss the chance to join the leading event for open source developers, technologists, and community leaders, with content for developers, system operators and community, across a wide range of topics, subjects, and skill levels.


See you in Seattle!

Thank You to Our Sponsors!

DIAMOND:

PLATINUM:

GOLD:

SILVER:

BRONZE:

This email was sent by: The Linux Foundation Events

548 Market St, PMB 57274, San Francisco, CA 94104-5401, United States

Subscription Center

[paper] CMOS Technology for Analog Applications in High Energy Physics

Gianluca Traversi, Luigi Gaioni, Lodovico Ratti, Valerio Re and Elisa Riceputi
Characterization of a 28 nm CMOS Technology
for Analog Applications in High Energy Physics 
in IEEE Transactions on Nuclear Science
DOI: 10.1109/TNS.2024.3382348

1 INFN Pavia and Dipartimento di Ingegneria e Scienze Applicate, Uni. Bergamo, Italy
2 INFN Pavia and Dipartimento di Ingegneria Industriale e dell’Informazione, Uni. Pavia, Italy

Abstract: In the last few years, the 28 nm CMOS technology has raised interest in the High Energy Physics community for the design and implementation of readout integrated circuits for high granularity position sensitive detectors. This work is focused on the characterization of the 28 nm CMOS node with a particular focus on the analog performance. Small signal characteristics and the behavior of the white and 1/f noise components are studied as a function of the device polarity, dimensions, and bias conditions to provide guidelines for minimum noise design of front-end electronics. Comparison with data extracted from previous CMOS generations are also presented to assess the performance of the technology node under evaluation. 

Fig: Transconductance efficiency gm/ID as a function of the normalized
drain current IDL/W for NMOS (a) and PMOS (b) devices (|VDS| = 0.9 V)


Acknowledgment: The activity leading to the results presented in this paper was carried out in the framework of the Falaphel project, funded by the Italian Institute for Nuclear Physics (INFN). The authors wish to thank Prof. Massimo Manghisoni (University of Bergamo) for the valuable advice which contributed to improve this work and Dr. Stefano Bonaldo (University of Padova) for fruitful discussions on the measurement results. The authors wish to thank also Barbara Pini (INFN Torino) for the wire bonding of the chips, Emilio Meroni and Nicola Cattaneo (University of Bergamo) for the characterization activity.