#paper D. Mahajan, S. A. Albahrani, R. Sodhi, T. Eguchi and S. Khandelwal, "Physics-Oriented Device Model for Packaged GaN Devices," in IEEE TPE doi: 10.1109/TPEL.2019.2953060 https://t.co/fZEFBTrvHg https://t.co/aFN8iGGVDA

#paper D. Mahajan, S. A. Albahrani, R. Sodhi, T. Eguchi and S. Khandelwal, "Physics-Oriented Device Model for Packaged GaN Devices," in IEEE TPE
doi: 10.1109/TPEL.2019.2953060 https://t.co/fZEFBTrvHg pic.twitter.com/aFN8iGGVDA

— Wladek Grabinski (@wladek60) November 19, 2019

from Twitter https://twitter.com/wladek60

November 19, 2019 at 10:20AM
via IFTTT

Czochralski IEEE Milestone Event (Nov.15 2019) Hochschule für Technik und Wirtschaft Berlin University of Applied Sciences - HTW Berlin https://t.co/MzxFrFUbTf #paper https://t.co/4HZPQe4WeA

Czochralski IEEE Milestone Event (Nov.15 2019)
Hochschule für Technik und Wirtschaft Berlin University of Applied Sciences - HTW Berlin https://t.co/MzxFrFUbTf #paper pic.twitter.com/4HZPQe4WeA

— Wladek Grabinski (@wladek60) November 13, 2019

from Twitter https://twitter.com/wladek60

November 13, 2019 at 11:32AM
via IFTTT

#paper F. Ávila Herrera, et al., "Leading-Edge Thin-Layer MOSFET Potential Modeling Toward Short-Channel Effect Suppression and Device Optimization," in IEEE JEDS doi: 10.1109/JEDS.2019.2948648 doi: 10.1109/EDTM.2019.8731246 https://t.co/7E9755kTOW https://t.co/vh1Zy9BifJ

#paper F. Ávila Herrera, et al., "Leading-Edge Thin-Layer MOSFET Potential Modeling Toward Short-Channel Effect Suppression and Device Optimization," in IEEE JEDS
doi: 10.1109/JEDS.2019.2948648
doi: 10.1109/EDTM.2019.8731246https://t.co/7E9755kTOW pic.twitter.com/vh1Zy9BifJ

— Wladek Grabinski (@wladek60) November 11, 2019

from Twitter https://twitter.com/wladek60

November 11, 2019 at 08:32PM
via IFTTT

8th International NRNU MEPhI Workshop

it is our pleasure to announce the 8th International Workshop and school on computer aided design of integrated circuits for physical experiments to be held at NRNU MEPhI on November 25-27, 2019. The Workshop and school are organized by NRNU MEPhI jointly with Cadence Design Systems. The program and further information are available via site cad.mephi.ru.

Participation in the event is free of charge but registration is necessary.

E. Atkin, NRNU MEPhI event secretary,

#paper Tengteng Lu, Zhen Li, Chao Luo, Jun Xu, Weicheng Kong, and Guoping Guo Characterization and Modeling of 0.18µm CMOS Technology at sub-Kelvin Temperature IEEE TED 2018 https://t.co/4lkzLP9jvz https://t.co/4QUcjG94EY

#paper Tengteng Lu, Zhen Li, Chao Luo, Jun Xu, Weicheng Kong, and Guoping Guo
Characterization and Modeling of 0.18µm CMOS Technology at sub-Kelvin Temperature
IEEE TED 2018 https://t.co/4lkzLP9jvz pic.twitter.com/4QUcjG94EY

— Wladek Grabinski (@wladek60) November 7, 2019

from Twitter https://twitter.com/wladek60

November 07, 2019 at 03:27PM
via IFTTT

#paper Alam, M.N.K., Roussel, P., Heyns, M. et al. Positive non-linear capacitance: the origin of the steep subthreshold-slope in ferroelectric FETs. Sci Rep 9, 14957 (2019) doi:10.1038/s41598-019-51237-2 https://t.co/zWwduLz8pB https://t.co/6pXnXiXjW8

#paper Alam, M.N.K., Roussel, P., Heyns, M. et al. Positive non-linear capacitance: the origin of the steep subthreshold-slope in ferroelectric FETs. Sci Rep 9, 14957 (2019) doi:10.1038/s41598-019-51237-2 https://t.co/zWwduLz8pB pic.twitter.com/6pXnXiXjW8

— Wladek Grabinski (@wladek60) November 7, 2019

from Twitter https://twitter.com/wladek60

November 07, 2019 at 10:24AM
via IFTTT

#Google Is Helping Design an #OpenSource, Ultra-Secure #Chip. #OpenTitan is a so-called secure enclave based on open source that could shake up hardware security. https://t.co/Kaqgh5xTh0 https://t.co/CiL5HGuoJa

#Google Is Helping Design an #OpenSource, Ultra-Secure #Chip. #OpenTitan is a so-called secure enclave based on open source that could shake up hardware security. https://t.co/Kaqgh5xTh0 pic.twitter.com/CiL5HGuoJa

— Wladek Grabinski (@wladek60) November 6, 2019

from Twitter https://twitter.com/wladek60

November 06, 2019 at 05:07PM
via IFTTT

N. Makris, M. Bucher, F. Jazaeri and J. Sallese, "CJM: A Compact #Model for Double-Gate Junction FETs," in IEEE JEDS. doi: 10.1109/JEDS.2019.2944817 https://t.co/3kba45imdB https://t.co/9WqLtmG2Jl

N. Makris, M. Bucher, F. Jazaeri and J. Sallese, "CJM: A Compact #Model for Double-Gate Junction FETs," in IEEE JEDS.
doi: 10.1109/JEDS.2019.2944817 https://t.co/3kba45imdB pic.twitter.com/9WqLtmG2Jl

— Wladek Grabinski (@wladek60) November 6, 2019

from Twitter https://twitter.com/wladek60

November 06, 2019 at 05:03PM
via IFTTT

Si2 Compact Model Coalition Releases #SPICE #Model for Advanced IC Designs Twenty #CMC Members Benefit from 18-Month Access to New Standard Model https://t.co/yQyblGXwuG https://t.co/nUX9XtQESq

Si2 Compact Model Coalition Releases #SPICE #Model for Advanced IC Designs
Twenty #CMC Members Benefit from 18-Month Access to New Standard Modelhttps://t.co/yQyblGXwuG pic.twitter.com/nUX9XtQESq

— Wladek Grabinski (@wladek60) November 5, 2019

from Twitter https://twitter.com/wladek60

November 05, 2019 at 04:42PM
via IFTTT

#paper A. Rassekh, F. Jazaeri, M. Fathipour and J. Sallese, "Modeling Interface Charge Traps in Junctionless FETs, Including Temperature Effects," in IEEE TED, vol. 66, no. 11, pp. 4653-4659, Nov. 2019. doi: 10.1109/TED.2019.2944193 https://t.co/Ccg4wQtcG5 https://t.co/sBLZMVxcZo

#paper A. Rassekh, F. Jazaeri, M. Fathipour and J. Sallese, "Modeling Interface Charge Traps in Junctionless FETs, Including Temperature Effects," in IEEE TED, vol. 66, no. 11, pp. 4653-4659, Nov. 2019.
doi: 10.1109/TED.2019.2944193 https://t.co/Ccg4wQtcG5 pic.twitter.com/sBLZMVxcZo

— Wladek Grabinski (@wladek60) November 5, 2019

from Twitter https://twitter.com/wladek60

November 05, 2019 at 02:41PM
via IFTTT

Futurehorizons Silicon Chip Industry Workshop Monday Nov 11 2019 Holiday Inn - Kensington Forum, 97 Cromwell Road, London https://t.co/YSQduuwVGn #paper https://t.co/AKkgonXxby

Futurehorizons Silicon Chip Industry Workshop
Monday Nov 11 2019
Holiday Inn - Kensington Forum, 97 Cromwell Road, London https://t.co/YSQduuwVGn #paper pic.twitter.com/AKkgonXxby

— Wladek Grabinski (@wladek60) November 4, 2019

from Twitter https://twitter.com/wladek60

November 04, 2019 at 05:38PM
via IFTTT

#paper C. Prasad, "A Review of Self-Heating Effects in Advanced CMOS Technologies," in IEEE #TED, vol. 66, no. 11, pp. 4546-4555, Nov. 2019. doi: 10.1109/TED.2019.2943744 https://t.co/gAh4CAmDzu https://t.co/hyaCcsktDQ

#paper C. Prasad, "A Review of Self-Heating Effects in Advanced CMOS Technologies," in IEEE #TED, vol. 66, no. 11, pp. 4546-4555, Nov. 2019.
doi: 10.1109/TED.2019.2943744 https://t.co/gAh4CAmDzu pic.twitter.com/hyaCcsktDQ

— Wladek Grabinski (@wladek60) November 4, 2019

from Twitter https://twitter.com/wladek60

November 04, 2019 at 04:55PM
via IFTTT

IEDM Panel Dec 10 Rest in Peace Moore’s Law, Long Live AI Moderator: Vijay Narayanan, IBM Panelists: Vivek De Intel Wilfried Haensch IBM Mike Henry Mythic Ron Ho Facebook Seongjun Park Samsung Dimitri Strukov UCSB Douglas Yu TSMC https://t.co/G3Yy5XpIPK #paper https://t.co/ffijI0TpMP

IEDM Panel Dec 10
Rest in Peace Moore’s Law, Long Live AI
Moderator: Vijay Narayanan, IBM
Panelists:
Vivek De Intel
Wilfried Haensch IBM
Mike Henry Mythic
Ron Ho Facebook
Seongjun Park Samsung
Dimitri Strukov UCSB
Douglas Yu TSMC https://t.co/G3Yy5XpIPK #paper pic.twitter.com/ffijI0TpMP

— Wladek Grabinski (@wladek60) November 4, 2019

from Twitter https://twitter.com/wladek60

November 04, 2019 at 11:09AM
via IFTTT

BCICTS 2019: 2b. High Frequency Characterisation Tuesday 8:00 AM - Blackbird A/B Session Chair: Breandán Ó hAnnaidh, Analog Devices Co-Chair: Sadayuki Yoshitomi, Toshiba https://t.co/hghKdEx9ty #paper https://t.co/SbPScPM0ee

BCICTS 2019:
2b. High Frequency Characterisation
Tuesday 8:00 AM - Blackbird A/B
Session Chair: Breandán Ó hAnnaidh, Analog Devices
Co-Chair: Sadayuki Yoshitomi, Toshiba
https://t.co/hghKdEx9ty #paper pic.twitter.com/SbPScPM0ee

— Wladek Grabinski (@wladek60) November 4, 2019

from Twitter https://twitter.com/wladek60

November 04, 2019 at 08:28AM
via IFTTT

6 remarkable features of the new #UN #opensource #initiative https://t.co/UCk0xLbtL5 https://t.co/uNGBipmWrx

6 remarkable features of the new #UN #opensource #initiative https://t.co/UCk0xLbtL5 pic.twitter.com/uNGBipmWrx

— Wladek Grabinski (@wladek60) November 4, 2019

from Twitter https://twitter.com/wladek60

November 04, 2019 at 09:29AM
via IFTTT

#paper: Versatile model for the contact region of organic thin-film transistors A.Romeroab J.Gonzáleza M.J.Deenc J.A.Jiménez-Tejadab https://t.co/9wJwjKlu69 https://t.co/rFCp02RFEF

#paper: Versatile model for the contact region of organic thin-film transistors
A.Romeroab J.Gonzáleza M.J.Deenc J.A.Jiménez-Tejadab https://t.co/9wJwjKlu69 pic.twitter.com/rFCp02RFEF

— Wladek Grabinski (@wladek60) November 1, 2019

from Twitter https://twitter.com/wladek60

November 01, 2019 at 03:56PM
via IFTTT

#Indian #startups have raised a record $11.3B this year – TechCrunch https://t.co/qiJE1BnlV1 #paper https://t.co/yDn1H7aiPJ

#Indian #startups have raised a record $11.3B this year – TechCrunch https://t.co/qiJE1BnlV1 #paper pic.twitter.com/yDn1H7aiPJ

— Wladek Grabinski (@wladek60) November 1, 2019

from Twitter https://twitter.com/wladek60

November 01, 2019 at 03:03PM
via IFTTT

Openings for Research Staff and PhD Scholarships Singapore-MIT Alliance for Research and Technology Low Energy Electronic Systems - Phase II 1 CREATE Way 09-01/02 CREATE Tower; 01-13 Enterprise Wing Singapore 138602 https://t.co/hUapbZCyAU #paper https://t.co/VNFXBjlxRY

Openings for Research Staff and PhD Scholarships

Singapore-MIT Alliance for Research and Technology
Low Energy Electronic Systems - Phase II

1 CREATE Way 09-01/02 CREATE Tower; 01-13 Enterprise Wing Singapore 138602 https://t.co/hUapbZCyAU #paper pic.twitter.com/VNFXBjlxRY

— Wladek Grabinski (@wladek60) November 1, 2019

from Twitter https://twitter.com/wladek60

November 01, 2019 at 02:01PM
via IFTTT

Program to convert Sandia’s Albuquerque, N.M.-based fab from 150mm (6-inch) to 200mm (8-inch) wafer sizes. As part of the move, Sandia is converting its 0.35-micron (350nm) rad-hard process from 150mm to 200mm. The process is called CMOS7 https://t.co/JrWmF8BV0a #paper https://t.co/FJasxsp3s1

Program to convert Sandia’s Albuquerque, N.M.-based fab from 150mm (6-inch) to 200mm (8-inch) wafer sizes. As part of the move, Sandia is converting its 0.35-micron (350nm) rad-hard process from 150mm to 200mm. The process is called CMOS7 https://t.co/JrWmF8BV0a #paper pic.twitter.com/FJasxsp3s1

— Wladek Grabinski (@wladek60) November 1, 2019

from Twitter https://twitter.com/wladek60

November 01, 2019 at 01:55PM
via IFTTT

[mos-ak] [2nd Announcement and C4P] 12th International MOS-AK Workshop, Silicon Valley, DEC.11, 2019

Arbeitskreis Modellierung von Systemen und Parameterextraktion 

Modeling of Systems and Parameter Extraction Working Group

12th International MOS-AK Workshop

(co-located with the IEDM and CMC Meetings)

Silicon Valley, December 11, 2019

Together with Silvaco, lead sponsor and local organization team, International MOS-AK Board of R&D Advisers as well as all the Extended MOS-AK TPC Committee, we have the pleasure to invite to consecutive, 12th International MOS-AK Workshop which will be organized at Silvaco HQ on Dec. 11, 2019 (co-located with the IEDM and CMC Meetings)

Planned 12th International MOS-AK Workshop aims to strengthen a network and discussion forum among experts in the field, enhance open platform for information exchange related to compact/SPICE modeling and Verilog-A standardization, bring academic and industrial experts in the compact modeling field together, as well as obtain feedback from technology developers, circuit designers, and CAD/EDA tool developers and vendors. 

Venue: 

Silvaco
2811 Mission College Blvd., 6th Floor
Santa Clara, California 95054

Online Workshop Registration is open 

(any related enquiries can be sent to registration@mos-ak.org)

Topics to be covered include the following among other related to the compact/SPICE modeling and its Verilog-A standardization:

• Compact Modeling (CM) of the electron devices
• Advances in semiconductor technologies and processing
• Verilog-A language for CM standardization
• New CM techniques and extraction software
• Open Source (FOSS) TCAD/EDA modeling and simulation
• CM of passive, active, sensors and actuators
• Emerging Devices, TFT, CMOS and SOI-based memory cells
• Microwave, RF device modeling, high voltage device modeling
• Nanoscale CMOS, BiCMOS, SiGe, GaN, InP devices and circuits
• Technology R&D, DFY, DFT and reliability/ageing IC designs
• Foundry/Fabless Interface Strategies

Important Dates: 

• Call for Papers - Sept. 2019
  
• 2nd Announcement - Oct. 2019
  
• Final Workshop Program - Nov. 2019
  
• MOS-AK Workshop: Dec. 11, 2019
  

Online Abstract Submission is open 

(any related enquiries can be sent to abstract@mos-ak.org)

Extended MOS-AK Committee

WG301019

--
You received this message because you are subscribed to the Google Groups "mos-ak" group.
To unsubscribe from this group and stop receiving emails from it, send an email to mos-ak+unsubscribe@googlegroups.com.
To view this discussion on the web visit https://groups.google.com/d/msgid/mos-ak/f07c5b21-56af-4500-98a4-c4305d2b2adf%40googlegroups.com.

2019 Heterogeneous Integration Roadmap (#HIR) Identifies Long-Term Technology Requirements to Inspire Collaboration in the Electronics Industry https://t.co/jaUzdB43xC #paper https://t.co/46jxVMGZ9O

2019 Heterogeneous Integration Roadmap (#HIR) Identifies Long-Term Technology Requirements to Inspire Collaboration in the Electronics Industry https://t.co/jaUzdB43xC #paper pic.twitter.com/46jxVMGZ9O

— Wladek Grabinski (@wladek60) October 30, 2019

from Twitter https://twitter.com/wladek60

October 30, 2019 at 02:37PM
via IFTTT

6 signs you might be a Linux user - No.6 is: You have a passion for #opensource https://t.co/qccZsXhLBE

6 signs you might be a Linux user - No.6 is: You have a passion for #opensource https://t.co/qccZsXhLBE

— Wladek Grabinski (@wladek60) October 28, 2019

from Twitter https://twitter.com/wladek60

October 28, 2019 at 07:17PM
via IFTTT

#China has set up a new national #semiconductor fund of 204.2 #billion yuan ($28.9 billion), as it seeks to nurture its domestic chip industry and close the technology gap with the U.S. https://t.co/TkPFpKl4FG #paper https://t.co/VwRp13XNJU

#China has set up a new national #semiconductor fund of 204.2 #billion yuan ($28.9 billion), as it seeks to nurture its domestic chip industry and close the technology gap with the U.S. https://t.co/TkPFpKl4FG #paper pic.twitter.com/VwRp13XNJU

— Wladek Grabinski (@wladek60) October 28, 2019

from Twitter https://twitter.com/wladek60

October 28, 2019 at 01:47PM
via IFTTT

TSMC #3nm process #fab starts construction - mass production in #2023 - https://t.co/qmBhmo7Cp7 https://t.co/d5jUk81XY3 #paper https://t.co/GG50HNCjMs

TSMC #3nm process #fab starts construction - mass production in #2023 - https://t.co/qmBhmo7Cp7 https://t.co/d5jUk81XY3 #paper pic.twitter.com/GG50HNCjMs

— Wladek Grabinski (@wladek60) October 25, 2019

from Twitter https://twitter.com/wladek60

October 25, 2019 at 08:18PM
via IFTTT

#Google scientists confirmed in a blog post that their #quantum #computer had needed just 200 seconds to solve a problem that they claim would take the world’s fastest supercomputer 10,000 years to complete. https://t.co/9OeWXZADKj #paper https://t.co/SjkB5JlZVv

#Google scientists confirmed in a blog post that their #quantum #computer had needed just 200 seconds to solve a problem that they claim would take the world’s fastest supercomputer 10,000 years to complete. https://t.co/9OeWXZADKj #paper pic.twitter.com/SjkB5JlZVv

— Wladek Grabinski (@wladek60) October 23, 2019

from Twitter https://twitter.com/wladek60

October 23, 2019 at 03:46PM
via IFTTT

Synthesis of an optimized control signal for an improved EMC switching behavior of MOSFETs using a system characterization approach; C Krause, A Bendicks, T Dörlemann, S Frei; On-board Systems Lab, TU Dortmund University; EMC EuropeLab https://t.co/4PcH1vSYE7 #paper https://t.co/q8QWRoBWJI

Synthesis of an optimized control signal for an improved EMC switching behavior of MOSFETs using a system characterization approach;
C Krause, A Bendicks, T Dörlemann, S Frei;
On-board Systems Lab, TU Dortmund University;
EMC EuropeLab https://t.co/4PcH1vSYE7 #paper pic.twitter.com/q8QWRoBWJI

— Wladek Grabinski (@wladek60) October 23, 2019

from Twitter https://twitter.com/wladek60

October 23, 2019 at 10:13AM
via IFTTT

3rd Symposium on Schottky barrier MOS devices was held on October 4th, 2019 at the Amphi Bloch, Orme de Merisiers-CEA, Gif-sur Yvette (F) https://t.co/xfFGcUx5gl #paper https://t.co/j0WbRdUWiJ

3rd Symposium on Schottky barrier MOS devices was held on October 4th, 2019 at the Amphi Bloch, Orme de Merisiers-CEA, Gif-sur Yvette (F) https://t.co/xfFGcUx5gl #paper pic.twitter.com/j0WbRdUWiJ

— Wladek Grabinski (@wladek60) October 17, 2019

from Twitter https://twitter.com/wladek60

October 17, 2019 at 02:19PM
via IFTTT

Interlligent UK’s RF & Microwave Design Seminar |7 November 2019 | Møller Centre, Cambridge, UK” https://t.co/9wotXU6KZ5 #paper https://t.co/1chZlALkMb

Interlligent UK’s RF & Microwave Design Seminar |7 November 2019 | Møller Centre, Cambridge, UK” https://t.co/9wotXU6KZ5 #paper pic.twitter.com/1chZlALkMb

— Wladek Grabinski (@wladek60) October 17, 2019

from Twitter https://twitter.com/wladek60

October 17, 2019 at 02:11PM
via IFTTT

ESSCIRC/ESSDERC will take place in Grenoble from Sept 14th to 17th 2020, and the website in on-line. Watch-out for more. Looking forward to meet you there! https://t.co/GVb5q2YpYh #paper https://t.co/z2u5MSs5Ia

ESSCIRC/ESSDERC will take place in Grenoble from Sept 14th to 17th 2020, and the website in on-line. Watch-out for more. Looking forward to meet you there!https://t.co/GVb5q2YpYh #paper https://t.co/z2u5MSs5Ia

— Wladek Grabinski (@wladek60) October 17, 2019

from Twitter https://twitter.com/wladek60

October 17, 2019 at 02:00PM
via IFTTT

Open Position - SiNANO - To work on the EPSRC funded project: Quantum Simulator for Entangled Nano-Electronics – The main aim is to go beyond the state of the art in device modelling of resonant tunnelling diode and single electron transistors. https://t.co/Vnul8S7GK7 #paper https://t.co/bPeudmiIaq

Open Position - SiNANO - To work on the EPSRC funded project: Quantum Simulator for Entangled Nano-Electronics – The main aim is to go beyond the state of the art in device modelling of resonant tunnelling diode and single electron transistors. https://t.co/Vnul8S7GK7 #paper pic.twitter.com/bPeudmiIaq

— Wladek Grabinski (@wladek60) October 17, 2019

from Twitter https://twitter.com/wladek60

October 17, 2019 at 01:57PM
via IFTTT

Do you know "flash memory"? It's a very small and important thing that comes in smartphones. But where and how is it used? #flashmemory that supports everyone's convenient life. Let's explore secrets with this book! A series by Gakken Manga https://t.co/FdEgh40jE4 #paper https://t.co/6WuKG5D5Ir

Do you know "flash memory"? It's a very small and important thing that comes in smartphones. But where and how is it used? #flashmemory that supports everyone's convenient life. Let's explore secrets with this book! A series by Gakken Manga https://t.co/FdEgh40jE4 #paper pic.twitter.com/6WuKG5D5Ir

— Wladek Grabinski (@wladek60) October 17, 2019

from Twitter https://twitter.com/wladek60

October 17, 2019 at 10:15AM
via IFTTT

#Microsoft To Linux Community: ‘We Are An #OpenSource #Company’ https://t.co/YJk1TO4qpZ https://t.co/IagLDVJn1v

#Microsoft To Linux Community: ‘We Are An #OpenSource #Company’ https://t.co/YJk1TO4qpZ pic.twitter.com/IagLDVJn1v

— Wladek Grabinski (@wladek60) October 16, 2019

from Twitter https://twitter.com/wladek60

October 16, 2019 at 04:45PM
via IFTTT