https://cameron-eda.com/
NVC is a VHDL compiler and simulator
NVC supports almost all of VHDL-2008 with the exception of PSL, and it has been successfully used to simulate several real-world designs. Experimental support for Verilog and VHDL-2019 is under development. NVC has a particular emphasis on simulation performance and uses LLVM to compile VHDL to native machine code. NVC is not a synthesizer. That is, it does not output something that could be used to program an FPGA or ASIC. It implements only the simulation behaviour of the language as described by the IEEE 1076 standard. NVC supports popular verification frameworks including OSVVM, UVVM, VUnit and cocotb. See below for installation instructions.
Vendor Libraries
NVC provides scripts to compile popular verification frameworks and the simulation libraries of common FPGA vendors
- For OSVVM use nvc --install osvvm
- For UVVM use nvc --install uvvm
- For Xilinx ISE use nvc --install ise
- For Xilinx Vivado use nvc --install vivado and additionally nvc --install xpm_vhdl
if you require simulation models of the XPM macros - For Altera Quartus use nvc --install quartus
- For Lattice iCEcube2 use nvc --install icecube2
- For Free Model Foundry common packages use nvc --install fmf
