Sunday, 2 May 2010

Thoughts on Directions for Silicon Technology Development as we Approach the End of CMOS Scaling

Speaker: Dr. Tak H. Ning, IBM and IEEE Fellow, and co-author of the Taur & Ning textbook now in its second edition.
Date: TUESDAY, May 11, 2010; Time: 6:00 PM - Pizza, 6:15 PM – Lecture; Cost: Free
Location: National Semiconductor, Building E1, Conference Center, 2900 Semiconductor Drive, Santa Clara, CA 95051
Web link: http://www.ewh.ieee.org/r6/scv/eds/
Contact: Sandeep Bahl

No comments: