Blog dedicated to the world of compact/SPICE modeling and its Verilog-A standardization. We are discussing the most recent developments and also a bit of history. Obviously, all comments are welcome.
Many institutions limit access to their online information. Making this information available will be an asset to all.
Post a Comment