Feb 21, 2020

#paper: Z. Wu et al., "A physics-aware compact modeling framework for transistor aging in the entire bias space," 2019 IEEE IEDM, San Francisco, CA, USA, 2019, pp. 21.2.1-21.2.4. https://t.co/sF6okiUdAk https://t.co/bxo7NNAiiV


sEKV References:
[8] C Enz et al., SSCM, vol. 9, no. 3, 2017.
[9] A Mangla et al., MIXDES, 2011.


from Twitter https://twitter.com/wladek60

February 21, 2020 at 11:47AM
via IFTTT

Moving To #GAA #FETs https://t.co/17yYwyMDHI #paper https://t.co/eqPWdfdvEv


from Twitter https://twitter.com/wladek60

February 21, 2020 at 07:42AM
via IFTTT

Feb 20, 2020

Open-Gate Silicon JFET: Silicon Junction Field Effect Transistors are fabricated at 3IT.Nano | CMC Microsystems https://t.co/9Ip4MTCiGM #paper https://t.co/9qTuAU1TQl


from Twitter https://twitter.com/wladek60

February 20, 2020 at 05:16PM
via IFTTT

#DATE 2020: Bridging the gap between #semiconductor technologies and architecture #design https://t.co/J8ThuGc7Rv #paper https://t.co/UJQEYSofLG


from Twitter https://twitter.com/wladek60

February 20, 2020 at 03:04PM
via IFTTT

Using Python and #GNU #Octave to #plot data https://t.co/DTpsqVydDd #modeling https://t.co/x6RBT3Q6K8


from Twitter https://twitter.com/wladek60

February 20, 2020 at 01:18PM
via IFTTT