[paper] Design techniques for low-voltage analog integrated circuits

Matej Rakus, Viera Stopjakova, Daniel Arbet

Institute of Electronics and Photonics, Faculty of Electrical Engineering

and Information Technology Slovak University of Technology in Bratislava, Slovakia,

Journal of ELECTRICAL ENGINEERING, Vol.68 (2017), No.4, 245–255

DOI: 10.1515/jee-2017–0036

ABSTRACT: In this paper, a review and analysis of different design techniques for (ultra) low-voltage integrated circuits (IC) are performed. This analysis shows that the most suitable design methods for low-voltage analog IC design in a standard CMOS process include techniques using bulk-driven MOS transistors, dynamic threshold MOS transistors and MOS transistors operating in weak or moderate inversion regions. The main advantage of such techniques is that there is no need for any modification of standard CMOS structure or process. Basic circuit building blocks like differential amplifiers or current mirrors designed using these approaches are able to operate with the power supply voltage of 600 mV (or even lower), which is the key feature towards integrated systems for modern portable applications.

Fig: Parameter gm/ID versus the normalized drain current. MOS transistor operates in weak inversion (WI) for i_c < 0.1. Strong inversion (SI) is for i_c < 10. Everything in between belongs to the moderate inversion (MI) with center in i_c = 1 

[paper] Principles and Trends in Quantum Nano-Electronics and Nano-Magnetics for Beyond-CMOS Computing

Ian A. Young and Dmitri E. Nikonov 

Components Research, Technology & Manufacturing Group

Intel Corp., Hillsboro, Oregon, USA

ESSDERC/ESSCIRC Leuven Sept.12-14, 2017

Abstract: An analysis of research in quantum nanoelectronics and nanomagnetics for beyond CMOS devices is presented. Some device proposals and demonstrations are reviewed. Based on that, trends in this field are identified. Principles for development of competitive computing technologies are formulated. Results of beyond-CMOS circuit benchmarking are reviewed.

TABLE I: Voltage Limitations For Computation Variables

Principle 1: Beyond-CMOS circuits require CMOS as an integral part. They will work alongside and augment CMOS computing blocks.

Principle 2: Some devices utilize collective states; this confers advantages of non-volatility or more energy efficient operation.

Principle 3: The choice for an optimal beyond-CMOS device will be determined by compatibility with an efficient and effective interconnect.

Principle 4: Low voltage devices – most direct way to low energy operation.

Principle 5: Start benchmarking with bottom up modeling of devices, build up from simple to more complicated circuits.

Principle 6: Majority gates (if easily implemented in a certain technology) enable more efficient circuits, especially for more complex computation functions.

Principle 7: Use electrical interconnects for longer propagation spans.

Principle 8: To convince the wider community, a non- volatile computing paradigm needs to be general enough to prove that it is valid for more than one architecture; while it needs to be specific enough to dispel claims that an essential aspect is missed.

Principle 9: Neuromorphic computing can be done more efficiently with beyond-CMOS circuits.

Conclusions: In summary, we have presented our view on the recent trends in quantum nanoelectronics and nanomagnetics for beyond CMOS devices, and outlined a few principles to make them realize practical computing technologies. We can pose a question for ourselves: What are the most promising directions of research? Where to double down on the effort? Among many equally important thrusts, our subjective preference is for magnetoelectric switching and neuromorphic beyond-CMOS circuits.

[book] Systematic Design of Analog CMOS Circuits

Paul G. A. Jespers, Boris Murmann
Cambridge University Press; 31 Oct 2017; 342pp

Discover a fresh approach to efficient and insight-driven analog integrated circuit design in nanoscale-CMOS with this hands-on guide. Expert authors present a sizing methodology that employs SPICE-generated lookup tables, enabling close agreement between hand analysis and simulation. This enables the exploration of analog circuit tradeoffs using the gm/ID ratio as a central variable in script-based design flows, and eliminates time-consuming iterations in a circuit simulator. Supported by downloadable MATLAB code, and including over forty detailed worked examples, this book will provide professional analog circuit designers, researchers, and graduate students with the theoretical know-how and practical tools needed to acquire a systematic and re-use oriented design style for analog integrated circuits in modern CMOS.

Current state of the art in #modeling heating effects in nanoscale devices - Books - IOPscience https://t.co/E0UlkDDJVk

Current state of the art in #modeling heating effects in nanoscale devices - Books - IOPscience https://t.co/E0UlkDDJVk

— Wladek Grabinski (@wladek60) September 11, 2017

from Twitter https://twitter.com/wladek60

September 11, 2017 at 06:43PM
via IFTTT

#2D Semiconductor Process and Device Simulator #MicroTec: #modeling Development Status Update... https://t.co/OycWKSCKXj

#2D Semiconductor Process and Device Simulator #MicroTec: #modeling Development Status Update... https://t.co/OycWKSCKXj

— Wladek Grabinski (@wladek60) August 31, 2017

from Twitter https://twitter.com/wladek60

August 31, 2017 at 08:08AM
via IFTTT