[Andrew Back] Efabless’ CLEAR, a Fully-Open RISC-V ASIC Built on chipIgnite

[Andrew Back] Efabless’ CLEAR, a Fully-Open RISC-V ASIC Built on chipIgnite, Nears its Goal with Days to Go. https://t.co/FPwpRsisjx #FOSSi #OSHW #OpenHardware #OpenSilicon #RISCV #SkyWater #eFPGA #FPGA #semi https://t.co/58Oir3ZW0s

— Wladek Grabinski (@wladek60) Mar 25, 2022

---

from Twitter https://twitter.com/wladek60

March 25, 2022 at 09:06PM
via IFTTT