Sedemos News

Apr 8, 2024

[Symposium] SFRC AIST

Advanced Semiconductor Research Center (SFRC)

National Institute of Advanced Industrial Science and Technology (AIST)

1st Open Symposium

https://unit.aist.go.jp/sfrc/sfrcsympo202405.html

Date: May 27, 2024

Venue: Fujisoft Akiba Plaza Akiba Hall (3 Kanda-Neribaki-cho, Chiyoda-ku, Tokyo)

Hybrid event (on-site participation and remote streaming)

AGENDA:

Moderator: Takashi Matsukawa (Deputy Director, SFRC)
13:00-13:05 Opening Remarks Tetsuji Yasuda (AIST Electronics & Manufacturing)
13:05-13:10 Guest Greetings Mr. Tsutomu Kanashi (Director, Information Industry Division, Commerce and Information Policy Bureau, Ministry of Economy, Trade and Industry)
13:10-13:40 Keynote Speech 1 "Rapidus and Advanced Semiconductor Development" Masaharu Kobayashi (Rapidus Corporation)
13:40-14:10 Keynote Speech 2 "The Current Situation and Future of the Semiconductor Industry from a Systems Perspective" Kenji Tsuda (International Technology Journalist)
14:10-14:20 "Introduction to the Advanced Semiconductor Research Center" Akiue Masahara (Director, SFRC Research Center)
14:20-14:40 "Introduction of SCR Open Pilot Line" Fuminori Ito (Deputy Director, SFRC)
14:40-14:55 "2nm Generation GAA-FET Fundamental Technology" Hisashi Irizawa (SFRC) Head, Device Process Research Team)
14:55-15:10 "Extreme Device and Material Technology for the 2nm Generation and Beyond" Naoya Okada (Head, Extreme CMOS Materials Research Team, SFRC)
15:10-15:30 Coffee Break
15:30-16:00 Keynote Speech 3 "What is Open Source Utilized Silicon Initiatives (Open-SUSI)?" Jun-Ichi Okamura (AIST Solutions)
16:00-16:15 "Device Integration Technology by 3D Integrated Packaging Technology Katsuya Kikuchi (Director, SFRC 3D Integrated Technology Research Team)
16:15-16:30 "Advanced System-on-Chip (SoC) Design Technology"
Shinichi Ouchi (AIDL Laboratory Team Leader/SFRC Integrated Circuit Design Research Team)
16:30-16:45 Environmental Impact Assessment of Semiconductor Manufacturing and Greening Technologies" Shinji Mimida (SFRC)
16:45-17:00 "Quantum-related semiconductor integrated device technology" Takahiro Mori (Director, SFRC New Principles Silicon Device Research Team)
17:00-17:15 Q&A
17:15-17:30 Closing Remarks Takashi Nakano (Deputy Director, Research Strategy Planning Department, AIST)

On-site participation, remote participation: Participation is free. (Please register for this form) Remote streaming is scheduled for Zoom. Please register one by one if you wish to participate. Please note that there is a limit to the number of participants at the venue.

Secretariat contact <https://unit.aist.go.jp/sfrc/sfrcsympo202405.html>

National Institute of Advanced Industrial Science and Technology (AIST) Advanced Semiconductor Research Center Symposium Secretariat (M-SFRC-Sympo-ml@aist.go.jp)

Apr 5, 2024

[paper] Organic Electrochemical Transistor Arrays

Jaehyun Kim, Robert M. Pankow, Yongjoon Cho, Isaiah D. Duplessis, Fei Qin, Dilara Meli, Rachel Daso, Ding Zheng, Wei Huang, Jonathan Rivnay, Tobin J. Marks and Antonio Facchetti

Monolithically integrated high-density vertical organic electrochemical transistor arrays
and complementary circuits.

Nat Electron 7, 234–243 (2024)

DOI: 10.1038/s41928-024-01127-x

1 Department of Chemistry and Materials Research Center, Northwestern University, Evanston, IL, USA
2 Department of Semiconductor Science, Dongguk University, Seoul, Republic of Korea
3 Department of Materials Science and Engineering, Northwestern University, Evanston, IL, USA
4 Department of Biomedical Engineering, Northwestern University, Evanston, IL, USA
5 Laboratory of Organic Electronics, Department of Science and Technology, Linköping University, Sweden
6 School of Materials Science and Engineering, Georgia Institute of Technology, Atlanta, GA, USA

Abstract Organic electrochemical transistors (OECTs) can be used to create biosensors, wearable devices and neuromorphic systems. However, restrictions in the micro- and nanopatterning of organic semiconductors, as well as topological irregularities, often limit their use in monolithically integrated circuits. Here we show that the micropatterning of organic semiconductors by electron-beam exposure can be used to create high-density (up to around 7.2 million OECTs per cm2) and mechanically flexible vertical OECT arrays and circuits. The energetic electrons convert the semiconductor exposed area to an electronic insulator while retaining ionic conductivity and topological continuity with the redox-active unexposed areas essential for monolithic integration. The resulting p- and n-type vertical OECT active-matrix arrays exhibit transconductances of 0.08–1.7 S, transient times of less than 100 μs and stable switching properties of more than 100,000 cycles. We also fabricate vertically stacked complementary logic circuits, including NOT, NAND and NOR gates.

FIG: High-density monolithically integrated vOECT arrays fabricated by e-beam exposure.

a.) Photograph vOECT arrays comprising bgDPP-g2T OECTs
b.) Transconductance map of the wafer-scale vOECTs;

c.) Transfer IVs of 100 bgDPP-g2T vOECTs (W = d = 10 µm)

Acknowledgements: This work was supported by the AFOSR (contract no. FA9550-22-1-0423), the US Office of Naval Research Contract no. N00014-20-1-2116, by the US Department of Commerce, National Institute of Standards and Technology as part of the Centre for Hierarchical Materials Design Award no. 70NANB10H005, BSF (award no. 2020384), NSF (DMR-2223922) and the Northwestern University Materials Research Science and Engineering Center Awards NSF DMR-1720139 and DMR-2308691. J.R. gratefully acknowledges support from the Alfred P. Sloan Foundation (FG-2019-12046). This work acknowledges the US Department of Energy under contract no. DE-AC02-05CH11231 at beamline 8-ID-E of the Advanced Photon Source, a US Department of Energy (DOE) Office of Science User Facility operated for the DOE Office of Science by Argonne National Laboratory under Contract No. DE-AC02-06CH11357. This work made use of the NUFAB facility of Northwestern University’s NUANCE Center, which has received support from the SHyNE Resource (NSF ECCS-2025633), the IIN and Northwestern’s MRSEC programme (NSF DMR-1720139).

Apr 3, 2024

[Linix Foundation] Open Source Summit: April 16-17

View in browser

Hi WS,

Open Source Summit North America starts in just 2 weeks - April 16-18 in Seattle, WA!

The Schedule is PACKED.

We've got it all: 200+ sessions across 16 microconferences. From Linux to AI, Security, Cloud, Containers, OSPOs, and beyond. It's an all-you-can-learn buffet on today's most vital open source tech and topics.

REGISTER & JOIN US >>

VIEW THE SCHEDULE >>

VIEW THE KEYNOTES >>

CO-LOCATED EVENTS >>

What's NEW at OSS?

Lunch is now included in registration letting attendees stay onsite and get even more time for networking & collaboration.
Unconference Track: Have a topic you would like to discuss? Sign up onsite to schedule your talk.
AI-powered Networking App & Speed Networking, making it easier to find the right connections.
Access to Embedded Open Source Summit offering another 200 sessions at no added cost.
3 NEW Microconferences: Digital Trust, Standards & Specification Forum and TechDocsCon.
LFX Mentorship Showcase: Hear from LF Mentorship Program mentees, recruit new talent, and support new developer contributions. Learn more here.

Reduced registration fees are available starting at $275 for academics, government, hobbyist and $500 for small business. Review all registration types here.

REGISTER NOW >>

Don't Let Time Run Out!

Don't miss the chance to join the leading event for open source developers, technologists, and community leaders, with content for developers, system operators and community, across a wide range of topics, subjects, and skill levels.

See you in Seattle!