Sep 13, 2025

[Online Publications] 22nd MOS-AK/ESSERC Workshop in Munich (D) on Sept. 8 2025



Arbeitskreis Modellierung von Systemen und Parameterextraktion
Modeling of Systems and Parameter Extraction Working Group
MOS-AK/ESSERC Workshop
Munich, Sept.8, 2025

The consecutive, 22nd MOS-AK Workshop has been organized as an integral part of 51st ESSERC in Munich (D) on Sept. 8 2025. The MOS-AK workshop publications [1-6], with individually assigned DOI numbers, are available online at:

The development of open-source Process Design Kits (PDKs) is crucial for democratizing access to advanced semiconductor technologies. IHP's OpenPDK initiative bridges the gap between academia, startups, and the semiconductor industry by offering a fully open and manufacturable SG13G2 BiCMOS OpenPDK for analog/RF, mixed-signal, and digital IC applications. Aligning with the EU Chips Act, this initiative emphasizes open collaboration to overcome economic and technical barriers in semiconductor innovation. The workshop introduces SG13G2 OpenPDK and Free and Open-Source Software (FOSS) tools for IC designs, including Verilog-A devices, schematic capture, SPICE simulation, layout, physical verification in advanced design flow up to final typeout.

To learn more about IHP OpenPDK Initiative and its Certified Design Courses, visit online depositories as listed below:

Open-Source Digital Design Course: https://github.com/OS-EDA/Course
  • Full RTL-to-GDSII workflow using OpenROAD and SG13G2 PDK
  • Feedback integrated via GitHub & live sessions
  • Trial run Feb 2025: 15 on-site participants selected from 85+ applicants
Open-Source Analog Design Course: https://github.com/IHP-GmbH/IHP-AnalogAcademy
  • Hands-on design with SG13G2 PDK; Strong emphasis on analog/RF practice, focused on the layout and verification, including process variation analysis of analog/RF ICs
  • Explored designs: Bandgap, 50 GHz PA, SAR ADC
  • Tools: Ngspice, Xyce, Xschem, Qucs, Klayout
  • Trial run June 2025: with 16 on-site participants selected from 80+ applicants
MOS-AK Workshop References:

[1] M. Yazici and R. Scholz, "IHP OpenPDK Roadmap", presented at the MOS-AK/ESSERC Workshop Munich 2025, Munich, Germany, Sep. 13, 2025. doi: 10.5281/zenodo.17113282.


[2] Árpád Bűrmen, "The OpenVAF Verilog-A Compilerfor the OpenPDK Ecosystem", presented at the MOS-AK/ESSERC Workshop Munich 2025, Munich, Germany, Sep. 13, 2025. doi: 10.5281/zenodo.17113774.


[3] M. Volker, "User-friendly FDTD EM Workflow for IHP OpenPDK with Automatic Meshing", presented at the MOS-AK/ESSERC Workshop Munich 2025, Munich, Germany, Sep. 13, 2025. doi: 10.5281/zenodo.17113926.


[4] Mike Brinson, "Building Component Libraries for Use with the IHP OpenPDK and FOSS Tools", presented at the MOS-AK/ESSERC Workshop Munich 2025, Munich, Germany, Sep. 13, 2025. doi: 10.5281/zenodo.17113932.

[5] Mirjana Videnović-Mišić, "Analog IC Flow Automatization", presented at the MOS-AK/ESSERC Workshop Munich 2025, Munich, Germany, Sep. 13, 2025. doi: 10.5281/zenodo.17113935.

[6] Ralph Steiner Vanha, "MOS SizingTool – A Single Transistor Simulator", presented at the MOS-AK/ESSERC Workshop Munich 2025, Munich, Germany, Sep. 13, 2025. doi: 10.5281/zenodo.17113946.

--
You received this message because you are subscribed to the Google Groups "mos-ak" group.
To unsubscribe from this group and stop receiving emails from it, send an email to mos-ak+unsubscribe@googlegroups.com.
To view this discussion visit https://groups.google.com/d/msgid/mos-ak/CALp-Rj8%2B6scvmo1NPVGtxpK2jmNYjrjQoQQL6LZM90fE3hnxZQ%40mail.gmail.com.

No comments: