Jul 26, 2016

#papers #TINA: Creating Analog Components with #Verilog-A https://t.co/TGtUANqt6b


from Twitter https://twitter.com/wladek60

July 26, 2016 at 01:44PM
via IFTTT
Posted by at No comments:
Labels: ,

#nanoHub #papers: A Verilog-A Compact Model for Negative Capacitance FET https://t.co/m05FR5u0gR https://t.co/QpJoXZ3m98


from Twitter https://twitter.com/wladek60

July 26, 2016 at 01:42PM
via IFTTT
Posted by at No comments:
Labels: ,

ESOF 2016 - #EC #Research & #Innovation https://t.co/CENYnfTIhl #papers #openinnovation https://t.co/TwOJ8wntia


from Twitter https://twitter.com/wladek60

July 26, 2016 at 10:06AM
via IFTTT
Posted by at No comments:
Labels: ,

ESOF 2016 - #EC #Research & #Innovation https://t.co/CENYnfTIhl #papers #openinnovation


from Twitter https://twitter.com/wladek60

July 26, 2016 at 10:06AM
via IFTTT
Posted by at No comments:
Labels: ,

Jul 25, 2016

FOSDEM 2017 - Next FOSDEM: 4 & 5 February 2017 https://t.co/xH7IAxXLyr #papers https://t.co/TlZzFKZVB9


from Twitter https://twitter.com/wladek60

July 25, 2016 at 04:59PM
via IFTTT
Posted by at No comments:
Labels: ,

FOSDEM 2017 - Next FOSDEM: 4 & 5 February 2017 https://t.co/xH7IAxXLyr #papers


from Twitter https://twitter.com/wladek60

July 25, 2016 at 04:59PM
via IFTTT
Posted by at No comments:
Labels: ,

Implementation and quality testing for HICUM/L2 compact models implemented in Verilog-A https://t.co/xXnNhTZcgb #papers


from Twitter https://twitter.com/wladek60

July 25, 2016 at 02:11PM
via IFTTT
Posted by at No comments:
Labels: ,
Subscribe to: Posts (Atom)