Sep 25, 2018

ST and Leti to make #GaN-on-#Si power #transistors https://t.co/yNCDikxtpE #paper


from Twitter https://twitter.com/wladek60

September 25, 2018 at 12:15AM
via IFTTT
Posted by at No comments:
Labels: , ,

Sep 22, 2018

Contacting and Gating #2D #Nanomaterials https://t.co/IgqlN6pi1c #paper


from Twitter https://twitter.com/wladek60

September 22, 2018 at 02:11PM
via IFTTT
Posted by at No comments:
Labels: , ,

Sep 20, 2018

ST's CEO speaks of shame at #European #failure https://t.co/k8TpEYNqkO #paper https://t.co/p5bubkJSXo


from Twitter https://twitter.com/wladek60

September 20, 2018 at 12:29PM
via IFTTT
Posted by at No comments:
Labels: , ,

Sep 14, 2018

Ph D student scholarship about compact modeling at URV (Tarragona, Spain)

We offer one scholarship for a Ph D student position in the Department of Electronic Engineering in the Universitat Rovira i Virgili (URV), in Tarragona, Spain.

The duration of the grant will be for three years. The monthly salary will be about 1000 Euro/month, which is more than enough to live in Tarragona. The position will start between January and April 2019.
The candidate should have a Bachelor or Master degree in Electrical Engineering, Electronic Engineering, Telecommunication Engineering or Physics. A good background in Semiconductor Physics, Semiconductor Devices, or Integrated Circuit Design will be highly appreciated.

The work to be done by the candidate will be focused on the development of new techniques of characterization and modeling of novel advanced semiconductor devices, in particular nanoscale MOSFETs under cryogenic conditions for Quantum Computing.This work will be carried out in collaboration with a research team in IMEC in Leuven (Belgium).
The NEPHOS group at URV is one of the most powerful teams in Europe in the area of compact modeling of semiconductor devices.

Required documents for applicants

Applicants are required to send to the address specified below the following documents (in English or Spanish):
1) a full Curriculum Vitae (as complete as possible) with passport number
2) Copy of their diploma
3) copy of their passport
4) Academic certificate including their marks (it is important that the number of hours or credits of each subject appears). It is also very important that the document specifies what is the minimum mark for passing a given subject and what is the maximum mark that can be awarded.
Candidates are requested to send their documents by e-mail to:
Prof. Benjamin IñiguezDepartment of Electronic, Electrical and Automatic Control Engineering
Universitat Rovira i Virgili (URV)
Avinguda Països Catalans, 26
43007 Tarragona (Spain)Email: benjamin.iniguez@gmail.comTel: +34977558521 Fax:+34977559610

Deadline for documents submission: October 6 2018
You can contact Prof. Benjamin Iñiguez (Benjamin.Iniguez@gmail.com) for more information
Tarragona is a medium city (100000 inhabitants) with a Mediterranean climate and many recreation opportunities (nice beaches, theme parks, nature preserves, mountain hiking, touristic resorts and facilities). It is located 100 km Southwest of Barcelona, and it is very well connected by train, bus, highways and even low cost flights from its own airport. Additional information about the University and the department can be found at: www.urv.cat
Posted by at No comments:

Sep 11, 2018

[mos-ak] [press note] MOS-AK Workshop at ESSDERC/ESSCIRC in Dresden, Sept. 3, 2018

16th MOS-AK Workshop at ESSDERC/ESSCIRC
http://www.mos-ak.org/dresden_2018/
Dresden, Sept. 3, 2018

The MOS-AK Compact Modeling Association, a global compact/SPICE modeling and Verilog-A standardization forum, held its 16th MOS-AK Workshop in the timeframe of ESSDERC/ESSCIRC. The event was hosted on September 3rd, 2018, by the TU Dresden in Dresden, Germany. The technical program of the event was coordinated by the MOS-AK TPC Committee. The workshop has received technical program promotion provided by ASCENT Network, Europractice, EPFL EDlab, IJHSES as well as NEEDS of nanoHUB.org

The MOS-AK workshop was opened by Wladek Grabinski, who has welcomed all the attendees. A group of 30+ international academic researchers and modeling engineers attended 10 technical compact modeling presentations covering full development chain from the nanoscaled technologies thru semiconductor devices modeling to advanced IC design support.

The workshop was chaired by Larry Nagel, OEC (USA), Suba Subramaniam, XFAB (D) and Matthias Bucher, TUC (GR). In the first morning session Wladek Grabinski gave an overview of the MOS-AK Community. Afterwards, Prof. Muhammad Mustafa Hussain from KAUST (SA) held a talk of "Physically Compliant CMOS Electronics Enabled Interactive Electronic System". It followed a talk by Dr. Sadayuki Yoshitomi from Toshiba Memory Corp. (J) gave some insights of "RF CMOS Compact modeling technologies past and future".
Krishna Pradeep from ST Microelectronics (D) started the second morning session with a talk entitled "Analysis and modeling of wafer level process variability in advanced FD-SOI devices using split C-V and gate current data". Kerim Yilmaz from TH Mittelhessen (D) offered a modeling approach for "Scaling correlation between DG & GAA MOSFETs". Dr. Laurie Calvet from University Paris-Sud (F) held a talk on "Compact Modeling for Neuromorphic Applications". The morning session ended with "Advanced PDK and Technologies accessible through ASCENT" by Dr. Luca Perniola from CEA (F).

The afternoon session continued with four additional talks, where Dr. Farzan Jazaeri from EPFL (CH) gave a talk on "Reliability Modeling in Harsh Radiation for Space Applications". Prof. Benjamin Iniguez from URV (SP) explained the latest results on "Low frequency noise modeling of organic and IGZO TFTs". Dr. Mike Schwarz from NanoP (D) continued with the topic "Schottky Barrier MOSFET Device Physics for Cryogenic Applications". The session was closed by a talk of Dr. Daniel Tomaszewski, ITE (PL), on various methodologies of "Compact Modeling for Process and Device Characterization".

The MOS-AK speakers have shared their latest perspectives on compact/SPICE modeling and Verilog-A standardization in the dynamically evolving semiconductor industry and academic R&D. The event featured advanced technical presentations covering compact model development, implementation, deployment and all the presentations are available online for download at http://www.mos-ak.org/dresden_2018/.


Photo: Part of the participants of the 16th MOS-AK Workshop at ESSDERC/ESSCIRC

Afterward all the participants could follow ESSDERC Track4 "Compact modeling of devices and circuit" on Sept. 5-6, 2018
Wednesday 14:20-15:40 B4L-G Compact Modeling (3 papers)
Chair: Wladek Grabinski, Thierry Poiroux
Thursday 10:20-12:0 C2L-F Compact Modeling of Electron Devices (4 papers)
Chair: Daniel Tomaszewski, Benjamin Iniguez

The MOS-AK Association plans to continue its standardization efforts by organizing future compact modeling meetings, workshops and courses in Europe, USA, China and India throughout coming 2018/2019 years, including:
About MOS-AK Association:
MOS-AK, an international compact modeling association primarily focused in Europe, to enable international compact modeling R&D exchange in the North/Latin Americas, EMEA and Asia/Pacific Regions. The MOS-AK Modeling Working Group plays a central role in developing a common information exchange system among foundries, CAD vendors, IC designers and model developers by contributing and promoting different elements of compact/SPICE modeling and its Verilog-A standardization and related CAD/EDA tools including FOSS for the compact/SPICE models development, validation/implementation and distribution. For more information please visit: mos-ak.org

   
--
You received this message because you are subscribed to the Google Groups "mos-ak" group.
To unsubscribe from this group and stop receiving emails from it, send an email to mos-ak+unsubscribe@googlegroups.com.
To post to this group, send email to mos-ak@googlegroups.com.
Visit this group at https://groups.google.com/group/mos-ak.
For more options, visit https://groups.google.com/d/optout.
Posted by at No comments:

Sep 10, 2018

Jushan Xie New Vice-Chair of #Si2 #Compact #Model Coalition #CMC https://t.co/5P0iKUCOD3 https://t.co/L8Yv0gq1m3


from Twitter https://twitter.com/wladek60

September 10, 2018 at 06:34PM
via IFTTT
Posted by at No comments:
Labels: , ,

18 #Python programming books for beginners and veterans https://t.co/DbR7XiA3Sr #opensource


from Twitter https://twitter.com/wladek60

September 10, 2018 at 09:34AM
via IFTTT
Posted by at No comments:
Labels: , ,
Subscribe to: Posts (Atom)