Oct 28, 2021

[paper] SET and CMOS circuits

Tetsufumi Tanamoto1, and Keiji Ono2
Simulations of hybrid charge-sensing single-electron-transistors and CMOS circuits
Appl. Phys. Lett. 119, 174002 (2021)
DOI: 10.1063/5.0068555

1Department of Information and Electronic Engineering, Teikyo University (J)
2Advanced Device Laboratory, RIKEN (J)


Abstract: Single-electron transistors (SETs) have been extensively used as charge sensors in many areas, such as quantum computations. In general, the signals of SETs are smaller than those of complementary metal–oxide–semiconductor (CMOS) devices, and many amplifying circuits are required to enlarge the SET signals. Instead of amplifying a single small output, we theoretically consider the amplification of pairs of SETs, such that one of the SETs is used as a reference. We simulate the two-stage amplification process of SETs and CMOS devices using a conventional SPICE (Simulation Program with Integrated Circuit Emphasis) circuit simulator. Implementing the pairs of SETs into CMOS circuits makes the integration of SETs more feasible because of direct signal transfer from the SET to the CMOS circuits.

Fig: (a) Six transistor SRAM cells applied in the second-stage amplification 
(b) Time-dependent voltage behaviors of the SRAM setup of L = 90 nm  
(c) Replotting of (b) for L = 65 nm.


#Samsung to triple #foundry capacity



from Twitter https://twitter.com/wladek60

October 28, 2021 at 03:39PM
via IFTTT

#Apple joins as first public partner in new #imec research program



from Twitter https://twitter.com/wladek60

October 28, 2021 at 10:07AM
via IFTTT

Oct 27, 2021

[paper] Transistors Based on Lateral PtSe2 Heterostructures

Gaetano Calogero*, Damiano Marian, Enrique G. Marin**, Gianluca Fiori 
and Giuseppe Iannaccone
Physical insights on transistors based on lateral heterostructures 
of monolayer and multilayer PtSe2 via Ab initio modelling of interfaces
Sci Rep 11, 18482 (2021)
DOI: 10.1038/s41598-021-98080-y
  
Dipartimento di Ingegneria dell’Informazione, Università di Pisa  (I)
*Consiglio Nazionale delle Ricerche, Istituto per le Microelettronica e Microsistemi (I)
**Dipartimento Electronica, Facultad de Ciencias, Universidad de Granada (SP)

Abstract: Lateral heterostructures (LH) of monolayer-multilayer regions of the same noble transition metal dichalcogenide, such as platinum diselenide (PtSe2), are promising options for the fabrication of efficient two-dimensional field-effect transistors (FETs), by exploiting the dependence of the energy gap on the number of layers and the intrinsically high quality of the heterojunctions. Key for future progress in this direction is understanding the effects of the physics of the lateral interfaces on far-from-equilibrium transport properties. In this work, a multi-scale approach to device simulation, capable to include ab-initio modelling of the interfaces in a computationally efficient way, is presented. As an application, p- and n-type monolayer-multilayer PtSe2 LH-FETs are investigated, considering design parameters such as channel length, number of layers and junction quality. The simulations suggest that such transistors can provide high performance in terms of subthreshold characteristics and switching behavior, and that a single channel device is not capable, even in the ballistic defectless limit, to satisfy the requirements of the semiconductor roadmap for the next decade, and that stacked channel devices would be required. It is shown how ab-initio modelling of interfaces provides a reliable physical description of charge displacements in their proximity, which can be crucial to correctly predict device transport properties, especially in presence of strong dipoles, mixed stoichiometries or imperfections.
Fig: Block diagram of the multi-scale procedure. Bulk DFT calculations of the materials forming the LH are performed using a plane wave basis. The resulting Hamiltonians are then projected onto MLWF and used as building blocks to construct a LH Hamiltonian with an arbitrarily long channel. The resulting LH Hamiltonian is finally used as input in NanoTCAD ViDES to simulate LH-FETs in far-from-equilibrium conditions.

Acknowledgements: This work has been supported by the European Commission through the Horizon 2020 Framework Program, Future Emerging Technologies QUEFORMAL project (contract n. 829035). The authors thank Dr. Alessandro Fortunelli for useful discussions.

In #Germany talks are for an advanced few nm #Intel #fab



from Twitter https://twitter.com/wladek60

October 27, 2021 at 02:10PM
via IFTTT

Oct 26, 2021

conference paper reached 400 reads

conference paper reached 400 reads

Bucher, M., J-M. Sallese, F. Krummenacher, D. Kazazis, C. Lallement, W. Grabinski, and C. Enz
EKV 3.0: An analog design-oriented MOS transistor model
In 9th International Conference on Mixed Design of Integrated Circuits and Systems
(MIXDES 2002)

Abstract:  The EKV 3.0 compact MOS transistor model for advanced analog IC design and simulation is presented. The model is based on the surface potential approach combined with inversion charge linearization. The ideal long-channel model is coherent  for  static  and  dynamic  aspects  including  noise.  The  ideal  model  is  extended  for  high-field  effects  in  deep submicron CMOS technologies. Scalability over channel length and width is achieved while retaining a reduced number of parameters. The EKV 3.0 model is applicable over a large range of CMOS technologies.  

Fig: Normalized source transconductance to current ratio (gm/ID) vs. normalized current, measured 
(markers) in saturation from various CMOS technologies, and analytical model.


Solving for #Silicon Shortages >> #Framework Laptop #DIY



from Twitter https://twitter.com/wladek60

October 26, 2021 at 01:56PM
via IFTTT

FOSS Tools Alternatives

Below is a (non-exhaustive) list of FOSS alternatives to various proprietary packages compiled by the Computer Center of Indian Institute of Technology Bombay

#OPEN #Silicon Valley Annual #Forum 2021



from Twitter https://twitter.com/wladek60

October 26, 2021 at 10:15AM
via IFTTT

Oct 25, 2021

Łukasiewicz's R&D Network



from Twitter https://twitter.com/wladek60

October 25, 2021 at 03:32PM
via IFTTT

#Italy woos #Intel over multibillion #euro #chip #plant



from Twitter https://twitter.com/wladek60

October 25, 2021 at 03:36PM
via IFTTT

#GaN #EMC #lukasiewicz #ilim #Łukasiewicz #elektronika #semi https://t.co/UceA6Xs1b3



from Twitter https://twitter.com/wladek60

October 25, 2021 at 03:29PM
via IFTTT

[Semiwiki] Its all about the #Transistors - 57 Billion reasons why #Apple/#TSMC are crushing it. Everyone just has to remember…. “its all about the transistors” https://t.co/rx4KSYFwga #semi #chips https://t.co/kS85ORWo72



from Twitter https://twitter.com/wladek60

October 25, 2021 at 02:47PM
via IFTTT

🎂 Today, we celebrate Jan Czochralski's birthday



from Twitter https://twitter.com/wladek60

October 25, 2021 at 10:01AM
via IFTTT

Invitation to attend Webinars at Upadhyaya College, University of Delhi

Future symposium/lecture workshops which are chalked under The National Academy of Sciences India (Delhi Chapter) & Deen Dayal Upadhyaya College, University of Delhi Joint Science Promotion Initiative under DBT Star College Program during December 2021 - March 2022. 

Other than these we have planned three School Outreach Programs during December 2021 - January 2022 which shall cover schools within Delhi/NCR and in Uttarakhand.

I request you to kindly forward this email to all Science Students and Teachers of your Institution so that all those who are interested to attend one or more programs should fill the google feedback form through the link: https://docs.google.com/forms/d/e/1FAIpQLScqwQpRG-Vn-Ou3R6lrPYvJRErf6wj62QCsua29DTyRAFvI3w/viewform

Zoom Link will be sent to those who will pre-register using the google form link. No Registration Fees.

E-Certificate of Participation shall be provided to all participants who will fill the feedback form for each webinar.

List of Nobel Laureates and Fellows of Royal Society who have kindly agreed to deliver Invited Talk (Virtual platform) during Jan 2022-March 2022

  • Professor Reinhard Genzel, Nobel Laureate 2020, Professor Emeritus, Acting Director, Max Planck Institute for Extraterrestrial Physics
  • Professor Sir John Pendry FRS, The Blackett Laboratory, Department of Physics, Imperial College London
  • Professor James Durrant, FRS, Faculty of Natural Sciences, Department of Chemistry, Imperial College London, South Kensington Campus, London
  • Prof Sir Colin Humphreys, FRSSchool of Engineering and Materials ScienceQueen Mary University of London
  • Professor B. Rosemary Grant, FRSSenior Research Biologist, EmeritusDepartment of Ecology and Evolutionary biologyPrinceton University
  • Professor H. Vincent Poor, FRS, FIEEEMichael Henry Strater University ProfessorDepartment of Electrical and Computer EngineeringPrinceton, New Jersey
  • Prof. Tom McLeish, FRSProfessor of Natural Philosophy in the Department of Physics, University of YorkHeslington, York, YO10 5DD, UK 
  • Professor Thirumalai Venkatesan, FRS, Professor, Condensed Matter PhysicsDirector, Center for Quantum Research and TechnologyThe University of Oklahoma
  • Prof. Vikram Sudhir DeshpandeFRS, Department of Engineering, Trumpington Street Trumpington Street, Cambridge CB2 1RF, UK
  • Professor A.R. Ravishankara, University Distinguished Professor, Departments of Chemistry and Atmospheric Science, Colorado State University, USA
  • Professor Sriram Ramaswamy, FRSDepartment of PhysicsIndian Institute of Science, Bengaluru
First International Symposium to Celebrate 75 Years of Invention of the Transistor - Contributions by Scientists of Indian Origin scheduled during December 23, 2021 – December 30, 2021.
  • Professor Renuka P. JindalIEEE Division I Delegate/Director, 2018, 2019, Founding Editor-in-Chief, IEEE J-EDS & Past President, IEEE Electron Devices Society, Eminent Scientist & Chief Technology Officer, Vanderziel Institute of Science and Technology, LLC, Princeton, NJ
  • Professor Sanjay Banerjee, Fellow of IEEE, APS and AAAS, Cockrell Family Regents Chair Professor of Electrical and Computer Engineering and Director, Microelectronics Research Center, at the University of Texas, Austin.
  • Professor Santosh K. Kurinec, Fellow of IEEEDepartment of Electrical and Microelectronic EngineeringKate Gleason College of Engineering, Rochester Institute of Technology (RIT)
  • Dr. Samar SahaChief Research Scientist at Prospicient Devices, California, USA and Adjunct faculty in Electrical Engineering (EE) department, Santa Clara University, USA
  • Professor Kaustav Banerjee, Fellow-IEEE/APS/JSPS/AAAS, Professor, Electrical and Computer Engineering & Director, Nanoelectronics Research Laboratory; Affiliated Faculty, California NanoSystems Institute and Institute for Energy Efficiency, University of California
  • Prof. P. ChakrabartiDirector, IIEST Shibpur & Professor (on Deputation), Department of Electronics Engineering, IIT (BHU), Varanasi.
  • Dr. Amitava DasGuptaV.V. Sastry Institute Chair Professor, Department of Electrical Engineering, IIT Madras
  • Professor Udayan GangulyDepartment of Electrical Engineering, IIT Bombay, Powai
  • Professor R. MuralidharanFormer Director-Solid State Physics Laboratory
  • Professor S. JitDepartment of Electronics Engineering, Indian Institute of Technology (BHU), Varanasi
  • Professor Nihar Ranjan MohapatraIndian Institute of Technology Gandhinagar, India
  • Professor Shreepad KarmalkarProfessor, Electrical Engineering  Department, Indian Institute of Technology, Madras
  • Professor Swaroop GangulyDepartment of Electrical Engineering, IIT Bombay, Powai
  • Professor Sudeb DasguptaHead & Professor, Department of Electronics and Communication EngineeringProject Director, DivyaSampark i-Hub Technology Innovation Hub, IIT RoorkeeIndian Institute of Technology, Roorkee
Sixth Lecture Workshop (Online) on Trans-disciplinary Areas ofResearch and Teaching by Shanti Swarup Bhatnagar Awardees to be held during January 2022 - February 2022
  • Prof. Avinash K Agarwal, FAAAS, FSAE, FASME, FRSC, FNAE, FNASc, FISEESJ C Bose National FellowDepartment of Mechanical Engineering, Indian Institute of Technology Kanpur
  • Dr Kayarat SaikrishnanBiology Division, Indian Institute of Science Education and Research, Pune
  • Professor Rajesh GanapathyInternational Centre for Materials Science & School of Advanced Materials, Jawaharlal Nehru Centre for Advanced Scientific Research, Bangalore
  • Dr Subhadeep ChatterjeeLaboratory of Plant-Microbe Interactions, Centre for DNA Fingerprinting and Diagnostics, Hyderabad
  • Professor Rohit Srivastava, FNASc, FRSC, FRSBHimanshu Patel Chair Professor and HeadDepartment of BSBE, IIT Bombay, Powai
  • Professor Debdeep MukhopadhyayDept of Computer Sc and Engg, Indian Institute of Technology Kharagpur, West Bengal
  • Professor Shankar GhoshDept. of Condensed Matter Physics, Tata Institute of Fundamental Research, Mumbai
  • Dr T GovindarajuBio-organic Chemistry LaboratoryJawaharlal Nehru Centre for Advanced Scientific Research, Bengaluru
  • Professor Tapas Kumar Maji, PhD, FASc, FRSCChemistry and Physics of Materials Unit (CPMU)School of Advanced Materials (SAMat)Jawaharlal Nehru Centre for Advanced Scientific Research(JNCASR), Bangalore
  • Professor Anish GhoshSchool of Mathematics, Tata Institute of Fundamental Research, Mumbai
  • Professor Subi Jacob GeorgeChair-New Chemistry Unit (NCU), Faculty at School of Advanced Materials (SAMat)Jawaharlal Nehru Centre for Advanced Scientific Research (JNCASR), Bangalore
  • Dr Kanak SahaInter-University Centre for Astronomy and Astrophysics, Pune 
Professor Manoj Saxena, MInstP (UK), SMIEEE(USA)

Member-Institute of Physics (UK) Semiconductor Group

Member-The National Academy of Sciences India (NASI)-Delhi Chapter

Former Associate-Indian Academy of Science (IASc)

Member-IEEE Electron Device Society Board of Governor (2018-2020)

List of Nobel Laureates, Distinguished Experts and Fellows of Royal Society who have delivered Invited Talks (Virtual) during 2020-2021. These were attended by over 9000+ attendees from 30+ Countries. You can watch some of the recordings on https://www.youtube.com/channel/UCNQWWGPD2tySyB5lSo1erLQ


Nobel Laureate Prof. Jean-Marie LEHNChemistry 1987

SIS, University of Strasbourg Institute for Advanced Study

Nobel Laureate William D. Phillips, Physics 1997

Quantum Institute, National Institute of Standards and Technology and University of Maryland

Nobel Laureate Sir Anthony J. LeggettPhysics 2003

Professor Emeritus, Department of Physics, Grainger College of Engineering, University of Illinois Urbana-Champaign

Nobel Laureate David WinelandPhysics 2012

Philip H. Knight Distinguished Research Chair & Research Professor,

Department of Physics, University of Oregon

Nobel Laureate J. Michael Kosterlitz, Physics 2016

Harrison E. Farnsworth Professor of Physics, Brown University

Nobel Laureate Professor Randy Schekman Physiology/Medicine 2013

Howard Hughes Institute Investigator and Professor of Cell and Developmental Biology, University of California, Berkeley

Nobel Laureate Professor Andrea GhezPhysics 2020

Professor of Physics and Astronomy, University of California, Los Angeles

Professor Malcolm LevittFellow Royal Society (UK) FRS

School of Chemistry at the University of Southampton

Prof. J. Paul AttfieldFRS, FRSE, FRSC, Foreign Fellow INSA

Centre for Science at Extreme Conditions and School of Chemistry, University of Edinburgh,

Professor Sir Chris Llewellyn SmithFRS, FAPS (USA), Honorary Fellow, IOP (UK), Foreign Fellow INSA(India)

Rudolf Peierls Centre for Theoretical Physics, Parks Road, Oxford OX1 3PU

Professor Philip K. MainiFRS, FIMA, FRSB, FMedSci, Foreign Fellow INSA (India)

Wolfson Centre for Mathematical Biology, Mathematical Institute, Oxford

Professor Sir Peter Julius LachmannFRS, FRCP, FRCPath, FMedSci, Foreign Fellow INSA(India)

Fellow, Emeritus Sheila Joan Smith Professor of Immunology, Christ College, University of Cambridge

Professor Marta Kwiatkowska, Fellow Royal Society (UK)

Associate Head of MPLS Division Fellow of Trinity College, Department of Computer Science University of Oxford, Oxford

Professor Eli YablonovitchFellow Royal Society (UK)

The James & Katherine Lau Engineering  Chair Professor, Electrical Engineering & Computer Sciences Dept., Director of the NSF Center for Energy Efficient Electronics Science, E3S Member, Kavli Energy Nano-Sciences Institute at Berkeley Senior Faculty Scientist, Lawrence Berkeley National Laboratory University of California, Berkeley

Professor Molly S. Shoichet, Fellow Royal Society (UK)

Tier 1 Canada Research Chair in Tissue Engineering, Professor of Chemical Engineering & Applied Chemistry and Biomaterials & Biomedical Engineering. Donnelly Centre for Cellular & Biomolecular Research, University of Toronto

Professor Julia Yeomans,  Fellow Royal Society (UK)

The Rudolf Peierls Centre for Theoretical Physics, 1 Keble Road, Oxford, OX1 3NP, UK

Professor Mike Lockwood, Fellow Royal Society (UK)

Space and Atmospheric Electricity Group, Department of Meteorology, University of Reading, UK

Professor Graham R Fleming, Fellow Royal Society (UK)

Professor of Chemistry, Univ. of California Berkeley & Senior Faculty Scientist, Lawrence Berkeley National Laboratory

Professor Sir Richard FriendFellow Royal Society (UK)

Cavendish Professor of Physics & Director Winton Programme for the Physics of Sustainability, Cavendish Laboratory, Cambridge

Professor Andrew Fabian, FRS

Former President – UK's Royal Astronomical Society (2008-2010), Institute of Astronomy, University of Cambridge



Professor Manoj Saxena | आचार्य मनोज  सक्सेना 
Program Coordinator-DBT Star College Program
Department of Electronics | इलेक्ट्रॉनिक्स विभाग
Deen Dayal Upadhyaya College | दीन दयाल उपाध्याय कॉलेज
University of Delhi | दिल्ली विश्वविद्यालय
Dwarka Sector-3, New Delhi-110078 | द्वारका क्षेत्र -, नई दिल्ली -११००७८
India | भारत

Oct 22, 2021

[paper] Unified Model of Shot Noise in the Tunneling Current in Sub-10 nm MOSFETs

Jonghwan Lee
Unified Model of Shot Noise in the Tunneling Current in Sub-10 nm MOSFETs
Nanomaterials 2021, 11, 2759
DOI: 10.3390/nano11102759
  
Department of System Semiconductor Engineering, Sangmyung University, Cheonan 31066, Korea,
  

Abstract: A single unified analytical model is presented to predict the shot noise for both the source to drain (SD) and the gate tunneling current in sub-10 nm MOSFETs with ultrathin oxide. Based on the Landauer formula, the model is constructed from the sequential tunneling flows associated with number fluctuations. This approach provides the analytical formulation of the shot noise as a function of the applied voltages. The model performs well in predicting the Fano factor for shot noise in the SD and gate tunneling currents.

Fig: Comparison between ST model and CT model of Fano factor as a function of Vgs
for (a) SD current noise and (b) gate tunneling current noise.

Funding: This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIT) (No. 2019R1F1A1050640).

Oct 21, 2021

[paper] Charge-based Modeling of FETs

Jean-Michel Sallese 
Charge-based modeling of field effect transistors, Make it easy
Joint International EUROSOI and EuroSOI-ULIS Workshop (Sept.2020)
DOI: 10.1109/EuroSOI-ULIS53016.2021.956068
 
EDLab, EPFL,  Lausanne  (CH)
 
Abstract: In this presentation, we revisit some charge voltage dependencies for different architectures of field effect transistor, emphasizing on compactness and simplicity while maintaining a close link with physics, which makes these models predictive and accurate for general purposes of compact modeling.

Fig: The gm/I invariant versus the inversion coefficient IC. 
The operation modes of the MOSFET are clearly defined. 

Acknowledgements: I (JMS) would like to thank F. Jazaeri, C. Lallement, W. Grabinski, B. Iniguez and M. Bucher for their constructive interactions. 



Oct 20, 2021

[paper] CMOS floating-gate device for quantum control hardware

Michele Castriotta1, Enrico Prati2, Giorgio Ferrari1
Cryogenic characterization and modeling of a CMOS floating-gate device 
for quantum control hardware
preprint arXiv:2110.02315, 2021

1 Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano (I)
2 Istituto di Fotonica e Nanotecnologie, Consiglio Nazionale delle Ricerche (I)

Abstract - We perform the characterization and modeling of a floating gate device realized with a commercial 350-nm CMOS technology at cryogenic temperature. The programmability of the device offers a solution in the realization of a precise and flexible cryogenic system for qubits control in large-scale quantum computers. The device stores onto a floating-gate node a non-volatile charge, which can be bidirectionally modified by Fowler-Nordheim tunneling and impact-ionized hot electron injection. These two injection mechanisms are characterized and modeled in compact equations both at 300 K and 15 K. At cryogenic temperature, we show a fine-tuning of the stored charge compatible with the operation of a precise analog memory. Moreover, we developed accurate simulation models of the proposed floating-gate device that set the stage for designing a programmable analog circuit with better performances and accuracy at a few Kelvin. This work offers a solution in the design of configurable analog electronics to be employed for accurately read out the qubit state at deep-cryogenic temperature.
Fig: Simplified layout of the p-type floating-gate device under test. The capacitive coupling to the floating-gate node  is realized with the poly 2 control gate.

Acknowledgments: This work was supported by QUASIX Grant from  Italian Space Agency. This work was partially performed at Polifab, the  micro- and nanofabrication facility of Politecnico di Milano

[paper] Parameter Extraction Approaches for Memristor Models

Dmitry Alexeevich Zhevnenko1,2, Fedor Pavlovich Meshchaninov1,2, Vladislav Sergeevich Kozhevnikov1,2, Evgeniy Sergeevich Shamin1,2, Oleg Alexandrovich Telminov1,2, and Evgeniy Sergeevich Gornev1,2
Research and Development of Parameter Extraction Approaches for Memristor Models
Micromachines 2021, 12, 1220. 
DOI: 10.3390/mi12101220
   
1 Moscow Institute of Physics and Technology, Moscow, Russia;
2 JSС MERI, Zelenograd, Russia

Abstract: Memristors are among the most promising devices for building neural processors and non-volatile memory. One circuit design stage involves modeling, which includes the option of memristor models. The most common approach is the use of compact models, the accuracy of which is often determined by the accuracy of their parameter extraction from experiment results. In this paper, a review of existing extraction methods was performed and new parameter extraction algorithms for an adaptive compact model were proposed. The effectiveness of the developed methods was confirmed for the volt-ampere characteristic of a memristor with a vertical structure: TiN/HfxAl1-xOy/HfO2/TiN.

Fig: Model VACs with different numbers of inhomogeneities: 
(a) four inhomogeneities; (b) no inhomogeneities.

Acknowledgments: This research was funded by the Ministry of Science and Higher Education of the Russian  Federation, grant number 075-15-2020-791. Authors thank the Institute of Microelectronics Technology and High-Purity Materials RAS for access to experimental data on the study of graphene oxide memristor switching cycles.


[paper] Compact model of 3D NAND

Kul Lee and Hyungcheol Shin
Distinguishing capture cross section parameter between 
in GIDL erase compact model and TCAD
Japanese Journal of Applied Physics. 2021 Oct 14.
 
ISRC and School of Electrical Engineering and Computer Science, Seoul National University, (KR)
 

Abstract: Compact model of 3D NAND enables simulation at circuit- or system- level. Although compact model for gate-induced-drain-leakage(GIDL)-assisted erase has been proposed in previous study, it is difficult to be used practically because it has not been properly validated. In particular, capture-cross-section (CCS) value that is far from the real value is used. Also, it doesn’t consider the latest device structure and its operation. In this paper, conventional GIDL-assisted erase compact model is validated using TCAD and improved more practically. It is confirmed that CCS should be distinguished in TCAD and compact model due to their different definition in each of them. Based on their physical differences, equation that can interconvert them is proposed and the model is successfully validated with proper CCS. Finally, the advanced GIDL-assisted erase compact model considering tapered angle, single-side injection and word-line voltage is suggested.

Fig: Schematic cross section of 3D NAND string considering tapered angle. Double stacking and singe-side GIDL injection are assumed. It is assumed that the upper and lower stacks have the same dimension parameters.




[https://t.co/pmnr27KGAy] #Alibaba Announces #opensource #RISC-V-Based Xuantie Series #Processors #semi #chips #riscv https://t.co/VTIRXyYpEI



from Twitter https://twitter.com/wladek60

October 20, 2021 at 01:36PM
via IFTTT

Oct 19, 2021

Apple Unveils New M1 Pro, Monster M1 Max SoCs



from Twitter https://twitter.com/wladek60

October 19, 2021 at 10:07AM
via IFTTT

Oct 13, 2021

President Macron wants #EU to double its #semi  #production



from Twitter https://twitter.com/wladek60

October 13, 2021 at 01:38PM
via IFTTT

[paper] Parameter Extraction of Power MOSFET Models

Michihiro Shintani, Aoi Ueda and Takashi Sato
Accelerating Parameter Extraction of Power MOSFET Models Using Automatic Differentiation
IEEE Transactions on Power Electronics (2021)
DOI:  10.1109/TPEL.2021.3118057
 
Graduate School of Science and Technology, Nara Institute of Science and Technology, Ikoma (J)
Graduate School of Informatics, Kyoto University (J)
 

Abstract: The extraction of the model parameters is as im- portant as the development of compact model itself because simulation accuracy is fully determined by the accuracy of the pa- rameters used. This study proposes an efficient model-parameter extraction method for compact models of power MOSFETs. The proposed method employs automatic differentiation (AD), which is extensively used for training artificial neural networks. In the proposed AD-based parameter extraction, gradient of all the model parameters is analytically calculated by forming a graph that facilitates the backward propagation of errors. Based on the calculated gradient, computationally intensive numerical differentiation is eliminated and the model parameters are efficiently optimized. Experiments are conducted to fit current and capacitance characteristics of commercially available silicon carbide MOSFET using power MOSFET models having 13 model parameters. Results demonstrated that the proposed method could successfully derive the model parameters 3.50× faster than a conventional numerical-differentiation method while achieving the equal accuracy.
Fig: Backward propagation mode. The dashed arrows indicate the path from E to SCALE.
The propagated values on the path in the backward propagation are highlighted

Acknowledgment: This work was partially supported by JST-OPERA Program Grant Number JPMJOP1841, Japan. The part of this work is also supported by JSPS KAKENHI Grant 20H04156 and 20K21793.