[paper] The Future Transistors

Wei Cao, Huiming Bu, Maud Vinet, Min Cao, Shinichi Takagi, Sungwoo Hwang, Tahir Ghani

and Kaustav Banerjee

The future transistors

Nature vol. 620, pp. 501–515 (2023)

DOI: 10.1038/s41586-023-06145-x

Abstract: The metal–oxide–semiconductor field-effect transistor (MOSFET), a core element of complementary metal–oxide–semiconductor (CMOS) technology, represents one of the most momentous inventions since the industrial revolution. Driven by the requirements for higher speed, energy efficiency and integration density of integrated-circuit products, in the past six decades the physical gate length of MOSFETs has been scaled to sub-20 nanometres. However, the downscaling of transistors while keeping the power consumption low is increasingly challenging, even for the state-of-the-art fin field-effect transistors. Here we present a comprehensive assessment of the existing and future CMOS technologies, and discuss the challenges and opportunities for the design of FETs with sub-10-nanometre gate length based on a hierarchical framework established for FET scaling. We focus our evaluation on identifying the most promising sub-10-nanometre-gate-length MOSFETs based on the knowledge derived from previous scaling efforts, as well as the research efforts needed to make the transistors relevant to future logic integrated-circuit products. We also detail our vision of beyond-MOSFET future transistors and potential innovation opportunities. We anticipate that innovations in transistor technologies will continue to have a central role in driving future materials, device physics and topology, heterogeneous vertical and lateral integration, and computing technologies.

FIG: The history of transistor technology.

Acknowledgements: K.B. acknowledges support from the Army Research Office (grant W911NF1810366), the Air Force Office of Scientific Research (grant FA9550-18-1-0448), the Japan Science and Technology Agency CREST Program (grant SB180064) and the National Science Foundation (grant CCF 2132820). K.B. thanks the following individuals for their selfless support during the organization of the collaboration: T. Ernst, CEA-LETI, Grenoble, France; T. Sakurai, The University of Tokyo, Tokyo, Japan; J. Welser, IBM Almaden Research Centre, San Jose, USA. K.B. also thanks S. Oda, Tokyo Institute of Technology, Ōokayama, Japan, for useful discussions.

[11k online viewers] 7th Sino MOS-AK/Nanjing

Arbeitskreis Modellierung von Systemen und Parameterextraktion

Modeling of Systems and Parameter Extraction Working Group

7th Sino MOS-AK Workshop in Nanjing (CN)

August 11-13, 2023 (online/onsite)

Recent, consecutive, 7th Sino MOS-AK/Nanjing Workshop discussing the Compact/SPICE modeling and its Verilog-A Standardization reached 11k online viewers. The MOS-AK participants and online attendees have followed one day SiC-related device modeling training on August 11 featured presentations by experts currently working at Robert Bosch GmbH and then two days workshop with 24 R&D Compact/SPICE modeling presentations:

[paper] 5-DC-parameter MOSFET model

Deni Germano Alves Neto1, Cristina Missel Adornes1, Gabriel Maranhao1, Mohamed Khalil Bouchoucha2,3, Manuel J. Barragan3, Andreia Cathelin2, Marcio Cherem Schneider1, Sylvain Bourdel3 and Carlos Galup-Montoro1

A 5-DC-parameter MOSFET model for circuit simulation in QucsStudio and SPECTRE

2023 21st IEEE Interregional NEWCAS Conference (NEWCAS) 

DOI: 10.1109/NEWCAS57931.2023.10198173

1 Federal University of Santa Catarina, Florianopolis (BR)
2 STMicroelectronics, Crolles (F)
3 Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA, Grenoble (F)

Abstract: A minimalist MOSFET model for circuit simulation with only five DC parameters written in Verilog-A is presented. The five parameters can be extracted from direct and simple methods in common circuit simulators. The DC characteristics of transistors in both 180-nm bulk CMOS and 28-nm FD-SOI technologies generated by the five-parameter model are compared with those generated by the BSIM and UTSOI2 models, respectively. The simulation of some basic circuits using the proposed 5-DC-parameter MOSFET model shows good matching with the simulation using the BSIM model, at the benefit of a much simpler set of DC parameters.

Fig: DC characteristic gm/ID vs. id used to extract ζ.

REF:

[1] Advanced Compact MOSFET (ACM) in C. M. Adornes, D. G. Alves Neto, M. C. Schneider, and C. Galup-Montoro, “Bridging the gap between design and simulation of low voltage CMOS circuits,” Journal of Low Power Electronics and Applications, vol. 12, no. 2, 2022.

[mos-ak] [Final Program] 7th Sino MOS-AK Workshop in Nanjing (CN) August 11-13, 2023 (online/onsite)

Arbeitskreis Modellierung von Systemen und Parameterextraktion

Modeling of Systems and Parameter Extraction Working Group

7th Sino MOS-AK Workshop in Nanjing (CN)

August 11-13, 2023 (online/onsite)

The 7th Sino MOS-AK Workshop in Nanjing (CN), carefully planned by the organizers Nanjing University of Posts and Telecommunications and Nanjing University of Aeronautics and Astronautics, will be held at the "Anheng Youth Theater" of Nanjing University of Posts and Telecommunications on August 11-13 2023. The SiC-related device modeling training on Aug.11 featured presentations by experts currently working at Robert Bosch GmbH. Considering the opportunity to allow more contributors to speak and communicate on stage, we fine-tuned the conference agenda and report time, so this time there are a total of 19 oral presentations, covering Advanced CMOS, GaN, SiC, SOI, Organic transistor, SiGe HBT, MRAM, etc., among which several new reports are from BGI Nine Days, Primarius, Nanjing University of Aeronautics and Astronautics, Southeast University, and others. Please refer to the Program https://www.mos-ak.org/nanjing_2023/

-- Min Zhang <zhang@xmodtech.cn>

--
You received this message because you are subscribed to the Google Groups "mos-ak" group.
To unsubscribe from this group and stop receiving emails from it, send an email to mos-ak+unsubscribe@googlegroups.com.
To view this discussion on the web visit https://groups.google.com/d/msgid/mos-ak/CALp-Rj8omMYEUsMEMVXERNP0ZMcC1pVH2uSBYYcGK3eBN%2B-hsw%40mail.gmail.com.

[video] Semiconductor industry in Switzerland

75th Anniversary of the Transistor

Semiconductor Industry in Switzerland

A commemorative and networking event was organized by the IEEE Solid-State Circuits Chapter of Switzerland at the EPFL Microcity building in Neuchâtel, Switzerland. In the first part of the afternoon, we had the honor to host three Distinguished Lecturers:

• Prof. Tom Lee presentation “From Rocks to Chips: Stories of the Transistor” covered the early history of the transistor.
• Dr. Chris Mangelsdorf described circuit design techniques using the bipolar junction transistor (BJT) in his talk “Don’t Try This With CMOS!”.
• Prof. Christian Enz concluded this session, describing the development of low power CMOS using the EKV MOSFET model.

This video covers the second part of the event, “From transistor manufacturing in the late 1950’s until today”. It hosted five speakers who were key actors or are still active in the semiconductor sector of Switzerland.