Reading about #OpenSource in French https://t.co/A5lXEvoSOL https://t.co/OjByvKO4la

Reading about #OpenSource in French https://t.co/A5lXEvoSOL pic.twitter.com/OjByvKO4la

— Wladek Grabinski (@wladek60) June 5, 2020

from Twitter https://twitter.com/wladek60

June 05, 2020 at 10:55AM
via IFTTT

[paper] Large-signal behavioral model for RF power transistors

Cai J, King J, Liu J, Wang J, Sun L.
Large-signal behavioral model for radio frequency power transistors 

based on modified canonical sectionwise piecewise-linear functions

IJNM 2020;e2767
DOI: 10.1002/jnm.2767

Abstract: A novel, large-signal behavioral modeling methodology for radio frequency power transistors, based on the modified canonical sectionwise piecewiselinear (CSWPL) functions, is presented in this article. The basic theory of the proposed model is provided. Compared with the existing standard CSWPL model, the proposed model provides superior prediction capabilities for a reasonable increase in model complexity. Model verification is performed through comparisons with simulated and experimental data of a 10 W GaN HEMT device at mild and severe mismatch conditions, across a wide range of input power levels. The models can predict, more accurately, both the fundamental and the second harmonic scattered waves compared with the standard CSWPL model.

Fig: Comparison between circuit, CSWPL model, and proposed modified CSWPL model, when the available input power is 5dBm, the number of partitions K=J=3, and the number of Fourier terms L=3

Correspondence: Jialin Cai, The Key Laboratory of RF Circuit and System, Ministry of Education, Hangzhou Dianzi University, Hangzhou, CN

[paper] Unified Analytical Transregional MOSFET Model

Kalra, S, Bhattacharyya, AB. 

A Unified Analytical Transregional MOSFET Model for Nanoscale CMOS Digital Technologies

Int J Numer Model. 2020; 33:e2700

https://doi.org/10.1002/jnm.2700

Abstract: For IC designers, power has always been the main design constraint. Near threshold (moderate inversion) computing is a promising technique to manage power and energy requirements. A modeling framework specific to moderate inversion is developed in literature known as Transregional Mosfet Model (TRM). This paper presents an extension of TRM model by considering the lateral and vertical field dependent mobility of carriers that make it suitable for circuit design at supply voltages not restricted to near threshold voltage. The model proposed is the unified model applicable in all operating regions (weak, moderate, and strong) and all saturation levels from a long channel with negligible effect of velocity saturation to a short channel having extreme velocity saturation. Further, it has been shown that the proposed drain current model can be reduced to unified interpolated expression of EKV model for long channel MOSFET.

FIG: Comparison of (A) proposed model, (B) weak inversion approximation, (C) strong inversion approximation, with transregional MOSFET model (TRM) and BSIM4 at 22nm technology node. 

[paper] On-Wafer FinFET-Based EUV/eBeam Detector Arrays

Wang, Chien-Ping, Yi-Pei Tsai, Burn Jeng Lin, Zheng-Yong Liang, Po-Wen Chiu, Jiaw-Ren Shih, Chrong Jung Lin, and Ya-Chin King

On-Wafer FinFET-Based EUV/eBeam Detector Arrays for Advanced Lithography Processes

IEEE TED (2020)

Abstract: A novel microdetector array (MDA) for monitoring electron beam (eBeam) and extreme ultraviolet (EUV) lithography processes in 5 nm and beyond FinFET technology is first-time presented. This on-wafer detector array consists of high-density sensing cells which are fully compatible with standard FinFET CMOS processes. Fin coupling structures and energy-sensing pads are first applied in an ultrasmall detector for realizing efficient eBeam and EUV photon detection. In advanced lithography process, eBeam or EUV level projected on the wafer can be precisely recorded on the on-wafer MDA without power or batteries. The distributions and variations on the beam intensities collected by MDA can be electrically measured in real time or inline through wafer level test after eBeam or EUV exposures. The proposed MDA is expected to provide real-time feedback for the optimization and stable maintenance of advanced photolithography processed critical to the development nanometer CMOS technologies.

FIG: (a) Schematic of lithography system and (b) 3-D illustration of unit detector cell of the MDA consisting of ESP and FG on the shallow trench isolation (STI) region.

Acknowledgment: The authors gratefully acknowledge the contributions of Taiwan Semiconductor Manufacturing Company (TSMC) and Ministry of Science and Technology (MOST), Taiwan (Project Number: MOST 108-2622-8-007-017).

IEEE EDS Delhi Chapter DL: FOSS TCAD/EDA tools for Compact/SPICE Modeling

The IEEE EDS Delhi Chapter, New Delhi, India is conducting a series of the IEEE EDS DL Talks with coming one on June 03, 2020 at 06:00 pm (GMT+05:30, IST)  with following topic:

FOSS TCAD/EDA tools for Compact/SPICE Modeling

Wladek Grabinski 

Senior Member-IEEE MOS-AK Association (EU)

Abstract: Compact/SPICE models of circuit elements (passive, active, MEMS, RF) are essential to enable advanced IC design using nanoscaled semiconductor technologies. Compact/SPICE models are also a communication means between the semiconductor foundries and the IC design teams to share and exchange all engineering and design information. To explore all related interactions, we are discussing selected FOSS CAD tools along complete technology/design tool chain from nanascaled technology processes; thru the MOSFET, FDSOI, FinFET and TFET compact modeling; to advanced IC transistor level design support. New technology and device development will be illustrated by application examples of the FOSS TCAD tools: Cogenda TCAD and DEVSIM. Compact modeling will be highlighted by review topics related to its parameter extraction and standardization of the experimental and measurement data exchange formats. Finally, we will present two FOSS CAD simulation and design tools: ngspice and Qucs. Application and use of these tools for advanced IC design (e.g. analog/RF IC applications) directly depends on the quality of the compact models implementations in these tools as well as reliability of extracted models and generated libraries/PDKs. Discussing new model implementation into the FOSS CAD tools (Gnucap, Xyce, ngspice and Qucs as well as others) we will also address an open question of the compact/SPICE model Verilog-A standardization. We hope that this presentation will be useful to all the researchers and engineers actively involved in the developing compact/SPICE models as well as designing the integrated circuits in particular at the transistor level and then trigger further discussion on the compact/SPICE model Verilog-A standardization to encourage development FOSS CAD tools. 

And the webinar has drawn attention of 150+ online participants

The series of the IEEE EDS DLs are coordinated by:

Professor Mridula Gupta

Chairperson-IEEE EDS Delhi Chapter

Professor & Head of Department of Electronic Science 

University of Delhi South Campus

New Delhi 110021INDIA

Professor  Manoj Saxena

Regional Editor for South Asia, IEEE EDS Newsletter

EDS Distinguished Lecturer and Fellow-IETE, India

Associate Professor, Department of Electronics 

Deen Dayal Upadhyaya College, University of Delhi 

Dwarka Sector-3, New Delhi-110078, India