Apr 3, 2024

[Linix Foundation] Open Source Summit: April 16-17


OSSNA 1
OSSNA 2
OSSNA 3

Hi WS, 

 

Open Source Summit North America starts in just 2 weeks - April 16-18 in Seattle, WA! 

The Schedule is PACKED.

 

We've got it all: 200+ sessions across 16 microconferences. From Linux to AI, Security, Cloud, Containers, OSPOs, and beyond. It's an all-you-can-learn buffet on today's most vital open source tech and topics.

What's NEW at OSS?

  • Lunch is now included in registration letting attendees stay onsite and get even more time for networking & collaboration.

  • Unconference Track: Have a topic you would like to discuss? Sign up onsite to schedule your talk.

  • AI-powered Networking App & Speed Networking, making it easier to find the right connections.

  • Access to Embedded Open Source Summit offering another 200 sessions at no added cost.

  • 3 NEW Microconferences: Digital Trust, Standards & Specification Forum and TechDocsCon.

  • LFX Mentorship Showcase: Hear from LF Mentorship Program mentees, recruit new talent, and support new developer contributions. Learn more here.

Register Now!

 

Register by April 7 and SAVE. Don't delay - prices go UP on April 8. 

 

Reduced registration fees are available starting at $275 for academics, government, hobbyist and $500 for small business. Review all registration types here

Don't Let Time Run Out!

Don't miss the chance to join the leading event for open source developers, technologists, and community leaders, with content for developers, system operators and community, across a wide range of topics, subjects, and skill levels.


See you in Seattle!

Thank You to Our Sponsors!

DIAMOND:

PLATINUM:

GOLD:

SILVER:

BRONZE:

This email was sent by: The Linux Foundation Events

548 Market St, PMB 57274, San Francisco, CA 94104-5401, United States

Subscription Center

[paper] CMOS Technology for Analog Applications in High Energy Physics

Gianluca Traversi, Luigi Gaioni, Lodovico Ratti, Valerio Re and Elisa Riceputi
Characterization of a 28 nm CMOS Technology
for Analog Applications in High Energy Physics 
in IEEE Transactions on Nuclear Science
DOI: 10.1109/TNS.2024.3382348

1 INFN Pavia and Dipartimento di Ingegneria e Scienze Applicate, Uni. Bergamo, Italy
2 INFN Pavia and Dipartimento di Ingegneria Industriale e dell’Informazione, Uni. Pavia, Italy

Abstract: In the last few years, the 28 nm CMOS technology has raised interest in the High Energy Physics community for the design and implementation of readout integrated circuits for high granularity position sensitive detectors. This work is focused on the characterization of the 28 nm CMOS node with a particular focus on the analog performance. Small signal characteristics and the behavior of the white and 1/f noise components are studied as a function of the device polarity, dimensions, and bias conditions to provide guidelines for minimum noise design of front-end electronics. Comparison with data extracted from previous CMOS generations are also presented to assess the performance of the technology node under evaluation. 

Fig: Transconductance efficiency gm/ID as a function of the normalized
drain current IDL/W for NMOS (a) and PMOS (b) devices (|VDS| = 0.9 V)


Acknowledgment: The activity leading to the results presented in this paper was carried out in the framework of the Falaphel project, funded by the Italian Institute for Nuclear Physics (INFN). The authors wish to thank Prof. Massimo Manghisoni (University of Bergamo) for the valuable advice which contributed to improve this work and Dr. Stefano Bonaldo (University of Padova) for fruitful discussions on the measurement results. The authors wish to thank also Barbara Pini (INFN Torino) for the wire bonding of the chips, Emilio Meroni and Nicola Cattaneo (University of Bergamo) for the characterization activity.



[Overview] Radiation Damage Effects in Microelectronic Devices

Yanru Ren1, Min Zhu1, Dongyu Xu1,2, Minghui Liu1, Xuehui Dai1, Shengao Wang1,
and Longxian Li1
Overview on Radiation Damage Effects and Protection Techniques in Microelectronic Devices
Review Article; Open Access; Volume 2024; Article ID 3616902; 
DOI 10.1155/2024/3616902

1 Naval University of Engineering, Wuhan 430033, China
2 PLA Unit 91049, Sanya 572000, China

Abstract: With the rapid advancement of information technology, microelectronic devices have found widespread applications in critical sectors such as nuclear power plants, aerospace equipment, and satellites. However, these devices are frequently exposed to diverse radiation environments, presenting significant challenges in mitigating radiation-induced damage. Hence, this review aims to delve into the intricate damage mechanisms of microelectronic devices within various radiation environments and highlight the latest advancements in radiation-hardening techniques. The ultimate goal is to bolster the reliability and stability of these devices under extreme conditions. The review initiates by outlining the spectrum of radiation environments that microelectronic devices may confront, encompassing space radiation, nuclear explosion radiation, laboratory radiation, and process radiation. It also delineates the potential damage types that these environments can inflict upon microelectronic devices. Furthermore, the review elaborates on the underlying mechanisms through which different radiation environments impact the performance of microelectronic devices, which includes a detailed analysis of the characteristics and fundamental mechanisms of damage when microelectronic devices are subjected to total ionizing dose effects and single-event effects. In addition, the review delves into the promising application prospects of several key radiation-hardening techniques for enhancing the radiation tolerance of microelectronic devices.

FIG: The equivalent circuit of the EKV-RAD macromodel

Acknowledgments: The study was funded by Key Construction Projects of Academic Disciplines (430618) Construction Projects of Key Universities and Key Disciplines (430183).