May 18, 2021

[paper] Generalized Devices for SPICE Simulation of Soft Errors

Chiara Rossi, André Chatel and Jean-Michel Sallese*
Modeling Funneling Effect With Generalized Devices for SPICE Simulation of Soft Errors
in IEEE Transactions on Electron Devices,
doi: 10.1109/TED.2021.3076028 
* EPFL, 1015 Lausanne (CH)

Abstract: Recent advances in CMOS scaling have made circuits more and more sensitive to errors and dysfunction caused by ionizing radiation, even at ground level, requiring accurate modeling of such effects. Besides generation, transport, and collection of radiation-induced excess carriers, another phenomenon, called funneling, has to be modeled for an accurate prediction of soft errors. The funneling effect occurs when the radiation track crosses a space charge region and generates excess carriers with a density higher than the doping close to it. These carriers distort the electric field of the space charge region, deeply changing the transport mechanism, from diffusion in a field-free semiconductor to drift. The objective of this work is to include funneling as part of the generalized lumped devices model in order to obtain a complete tool for SPICE-compatible simulations of single-event effects (SEEs). The latter approach has been recently proposed to simulate radiation-induced charges in the silicon substrate and is based on the so-called generalized lumped devices that simulate charge generation, propagation, and collection using standard circuit simulators. The generalized devices are here extended to include funneling and used to simulate an alpha particle impinging on the bulk of nMOS and pMOS transistors. The results obtained are validated with TCAD numerical simulations. Finally, a static random-access memory (SRAM) struck by an alpha particle is analyzed. The model predicts that the occurrence of a soft error, i.e., flipping of memory state, may depend on whether or not there is funneling. This justifies the need for accurate modeling of funneling phenomena to predict SEEs in ICs.

FIG: Generalized devices network obtained for the pMOS substrate. The mesh is drawn in gray dashed lines. The network is not shown around the radiation track; only the mesh is reported, which is denser to linearize the generation profile and excess carrier gradients.

Aknowlwdgement: This work was supported by the Swiss National Science Foundation (NSF) under Grant 200021_165773.

World’s First Fully #Recyclable #Printed #Electronics



from Twitter https://twitter.com/wladek60

May 18, 2021 at 11:06AM
via IFTTT

May 17, 2021

South #Korea plans US$450 #billion #semiconductor spend https://t.co/VZlr2nmDI8 #semi https://t.co/esg0nOljwu



from Twitter https://twitter.com/wladek60

May 17, 2021 at 05:10PM
via IFTTT

[FOSSEE eSim] EDS Webinar Invite - 26 May 2021

As part of our commitment to advancing the vision and mission of the Electron Devices Society, we are pleased to invite you to attend our next scheduled EDS Webinars

Topic: "eSim: An open source CAD software for circuit simulation"

Presenter:  Prof. Kannan Moudgalya

Read: Biography

Date: 26 May 2021

Time: 11:00 AM EST (Convert to your time zone)


Abstract: Free and Open Source Software for Education (FOSSEE) (https://fossee.in) is a project initiated by the Ministry of Education at IIT Bombay.  It promotes many open source software systems, such as Scilab, Python, R, OpenModelica, OpenFOAM and DWSIM. It also promotes open source hardware projects, such as Arduino, and OpenPLC. By combining KiCAD and Ngspice, FOSSEE has developed an open source circuit simulation software eSim (https://esim.fossee.in).  By incorporating GHDL, eSim has been made capable of carrying out mixed signal simulation.  This capability has been extended to simulate circuits with microcontrollers, with every instruction being implemented through a function written in C.  Finally, the FOSSEE team is in the process of creating a cloud version of eSim. FOSSEE carries out several activities to promote circuit simulation through eSim.  It has trained about 10,000 students (4,000 women and 6,000 men) and 5,000 faculty members (2,000 women and 3,000 men) on the use of eSim.  FOSSEE helps colleges migrate their labs from proprietary software to eSim.  More than 200 electronic circuits have been coded in eSim by students across India, and these are released as open educational resources. The FOSSEE team has also created automatic converters to migrate PSpice and LTSpice schematics to KiCAD, and hence, eSim.  More than 100 such coverted circuits are released as open educational resources. These resources are available to everyone anywhere in the world. The talk will begin with an introduction to Spoken Tutorials (https://spoken-tutorial.org) the methodology developed by the speaker for large scale training on IT topics.

 

All participants will receive WebEx details prior to the event.  We sincerely hope that you can join us for this special event. Register Now!

May 14, 2021

[paper] Vertical Transistor with a sub-1-nm Channel



from Twitter https://twitter.com/wladek60

May 14, 2021 at 09:04PM
via IFTTT