Jun 8, 2011
Postdoc Position in Thin Films (Thun, CH)
Submit your application online and upload all documents through this webpage by June 30, 2011:
http://internet1.refline.ch/673276/0190/++publications++/1/index.html
Additional information can be obtained from the EMPA website and by contacting Dr. Johann Michler.
IEDM'2011 Abstract Submission Site is Now Open (Deadline: June 24, 2011)
IEDM Abstract Submission Site is Now Open - Abstract Submission Deadline: June 24, 2011 2011 IEEE International Electron Devices Meeting The Annual Technical Meeting of the Electron Devices Society will be held at the Washington Hilton, Washington, DC USA - December 5-7, 2011 To view the IEDM Call for Papers and instructions for submitting an abstract to the conference, visit: http://www.ieee-iedm.org IEEE International Electron Devices Meeting (IEDM) is the world’s pre-eminent forum for reporting technological breakthroughs in the areas of semiconductor and electronic device technology, design, manufacturing, physics, and modeling. IEDM is the flagship conference for nanometer-scale CMOS transistor technology, advanced memory, displays, sensors, MEMS devices, novel quantum and nano-scale devices and phenomenology, optoelectronics, devices for power and energy harvesting, high-speed devices, as well as process technology and device modeling and simulation. Starting this year (2011) there is an increased emphasis on circuit and device interaction. With ever increasing transistor count, nanometer design rules and layout restrictions, circuit-device interaction is becoming critical to providing viable technology solutions. This new emphasis includes technology/circuit co-optimization, power/performance/area analyses, design for manufacturing and process control, as well as CMOS platform technology and scaling. INCREASED PARTICIPATION IN THE FOLLOWING AREAS IS SOUGHT: * Circuit-device interaction * Energy harvesting * Biomedical devices * Power devices Information about IEDM can be found at: http://www.ieee-iedm.org Twitter: http://twitter.com/ieee_iedm Facebook: http://www.facebook.com/pages/IEDM/131119756449 MEETING HIGHLIGHTS * New subcommittees (Circuit-Device Interaction and Nano Device Technology) * New for 2011: 90 Minute Tutorial Sessions on Emerging Topics, Saturday afternoon, December 3 * Three plenary presentations by prominent experts * Invited papers on all aspects of advanced devices and technologies. * An Emerging Technology session. * Two evening Panel discussions. * Presentation of IEEE/EDS awards. * IEDM Luncheon presentation will be held on Tuesday, December 6. * Two short courses will be held on Sunday, December 4. Further Information - All questions or inquiries for further information regarding this meeting should be directed to the Conference Office at: 19803 Laurel Valley Place Montgomery Village, MD 20886 USA Tel: 301-527-0900, ext. 2 Email: iedm@his.com Local European Contact Stefan De Gendt, IMEC, Belgium Local Asian Contact Norikatsu Takaura, LEAP, Japan 2011 Conference Chair Kazunari Ishimaru, Toshiba, Japan Technical Program Chair Veena Misra, North Carolina State University, USA If you know of any colleagues who may have a paper to contribute and have not received this notice, please bring it to their attention.
Jun 3, 2011
Course on Statistical CMOS Variability and Reliability, San Jose CA, June 13th and 14th
The course topics include, Variability classification,Sources of statistical variability, Simulation of statistical variability, Variability trends in conventional and novel MOSFETs, Random telegraph noise statistics, Statistical aspects of reliability, Statistical compact model strategies and Statistical circuit simulation. At this event there will also be a special lecture on Variability in FinFET devices.
For more information please visit: http://www.goldstandardsimulations.com/courses/ or get in touch with them at courses(at)goldstandardsimulations.com.
Jun 2, 2011
Papers in Solid-State Electronics Volume 62, Issue 1, (August 2011)
Pages 31-39
Darsen D. Lu, Mohan V. Dunga, Chung-Hsun Lin, Ali M. Niknejad, Chenming Hu
Research highlights
► A computationally efficient approximation for surface potential in FDSOI MOSFETs is developed. ► I–V and C–V models for FDSOI MOSFETs are derived without making the charge sheet approximation. ► The core model and non-ideal effect expressions are implemented in Verilog-A language. ► The model is symmetric with respect to Vds = 0 and continuous in all regions of operation.An effective thermal circuit model for electro-thermal simulation of SOI analog circuits Original Research Article
Pages 48-61
Ming-C. Cheng, Kun Zhang
Highlights
► A thermal circuit model is developed for SOI analog circuits. ► The model integrates a device thermal circuit with interconnect thermal networks. ► The device thermal circuit accounts for non-isothermal effects in SOI devices. ► Thermal networks for cross-coupled and parallel coupled wires are developed. ► The model is coupled with BSIMSOI for electro-thermal simulation of SOI circuits.MOSFET modeling for design of ultra-high performance infrared CMOS imagers working at cryogenic temperatures: Case of an analog/digital 0.18 μm CMOS process Original Research Article
Pages 115-122
P. Martin, A.S. Royet, F. Guellec, G. Ghibaudo
Research highlights
► Specific physical effects are observed in a cooled (77–200 K) 0.18 μm CMOS process. ► These effects are described and modeled for design of cryogenic IR CMOS imagers. ► Data on low frequency noise and transistor matching in MOSFET are also presented.Physics-based compact model for ultra-scaled FinFETs Original Research Article
Pages 165-173
Ashkhen Yesayan, Fabien Prégaldiny, Nicolas Chevillon, Christophe Lallement, Jean-Michel Sallese
Highlights
► We propose a physical and explicit compact model for lightly doped FinFETs. ► This design-oriented model is valid for a large range of silicon Fin widths/lengths. ► It describes well the drain current, small signal parameters and capacitances. ► It takes into account all short-channel effects and quantum mechanical effects. ► This compact model needs a very few number of electrical parameters (4).Three-dimensional analytic modelling of front and back gate threshold voltages for small geometry fully depleted SOI MOSFET’s Original Research Article
Pages 174-184
Krishna Meel, R. Gopal, Deepak Bhatnagar
Highlights
► New 3-D front (back) gate threshold voltage models of FD-SOI MOSFETs are reported. ► Models solve 3-D Poisson’s equation using Green’s function as a tool. ► 3-D threshold voltage models include side wall, source/drain and back gate effects. ► Front and back gate charge coupling is incorporated in both the threshold voltages. ► Compact models of threshold voltages are amenable to circuit CAD tool.Mobility analysis of surface roughness scattering in FinFET devices Original Research Article
Pages 195-201
Jae Woo Lee, Doyoung Jang, Mireille Mouis, Gyu Tae Kim, Thomas Chiarella, Thomas Hoffmann, Gérard Ghibaudo
Highlights
► Mobility analysis of the surface roughness scattering along the different interfaces of FinFET devices. ► The sidewall and top surface drain current components were estimated from the total drain currents of different fin width conditions. ► The contribution of the surface roughness scattering was analysed and that on sidewalls was about three times stronger than on top surface for n-channel FinFETs.Jun 1, 2011
[mos-ak] C4P MOS-AK/GSA ESSDERC/ESSCIRC Workshop in Helsinki on Sept.16 2011
http://www.mos-ak.org/helsinki/
Together with the Organizing Committee and Extended MOS-AK/GSA TPC
Committee, we have pleasure to invite to the MOS-AK/GSA Workshop in
Helsinki on Sept.16 2011 with special panel: 40th Anniversary of SPICE
(panelists tentative alphabetic list):
* Narain D. Arora, Siltera, USA
* Christian Enz, CSEM, CH
* Andrei Vladimirescu, EECS, Berkeley
* Andreas Wild, ENIAC - JU, EU
and MOS-AK/GSA Transistor Level IC Design Challenge Opening
The MOS-AK/GSA Workshop is HiTech forum to discuss the frontiers of
the electron devices modeling with emphasis on simulation-aware
models. Original papers presenting new developments and advances in
the compact/spice modeling and its Verilog-A standardization are
solicited. The main topics of the workshop are: (but are not limited
to):
* Compact Modeling (CM) of the electron devices
* VHDL-AMS/Verilog-A for CM standardization
* New CM techniques and extraction software
* CM of passive, active, sensors and actuators
* Emerging devices, CMOS and SOI-based memory cells
* Microwave, RF device modeling, high voltage device modeling
* Transistor Level IC support
* Nanoscale CMOS devices and circuits
* Reliability and thermal management of electron devices
* Technology R&D, DFY, DFT and IC designs
* Foundry/Fabless interface strategies
The terms of participation:
Authors are asked to submit a short (~200words) abstract using on-line
submission form by JUNE 30 http://www.mos-ak.org/helsinki/abstracts.php
Intending authors should also note the following deadlines:
* Announcement and Call for Papers - May 2011
* on-line abstract submission deadline - June 30, 2011
* Final Workshop Program - August 2011
* MOS-AK/GSA Workshop - Sept. 16, 2011
On-line workshop registration: http://www.essderc2011.org/registration.php
Further details and updates: http://www.mos-ak.org/helsinki
Email contact: helsinki@mos-ak.org
--
You received this message because you are subscribed to the Google Groups "mos-ak" group.
To post to this group, send email to mos-ak@googlegroups.com.
To unsubscribe from this group, send email to mos-ak+unsubscribe@googlegroups.com.
For more options, visit this group at http://groups.google.com/group/mos-ak?hl=en.