Showing posts with label analog. Show all posts
Showing posts with label analog. Show all posts
Apr 18, 2024

[IEEE SSCS] “PICO” Open-Source Chipathon

›
IEEE SSCS “PICO” Open-Source Chipathon Automating Analog Layout https://sscs.ieee.org/about/tc-ose/sscs-pico-design-contest – Sign-Up Deadli...
Apr 15, 2024

[course] MEAD @ EPFL

›
Low-Power Analog Circuit Design Live Course @ EPFL, Lausanne, Switzerland JUNE 17-21, 2024 Registration Deadline: May 17, 2024 >> REGI...
Mar 18, 2024

[paper] Symmetric BSIM-SOI

›
Chetan Kumar Dabhi, Dinesh Rajasekharan, Girish Pahwa, Debashish Nandi, Naveen Karumuri, Sreenidhi Turuvekere, Anupam Dutta, Balaji Swamin...
Oct 31, 2023

[paper] Analog System Synthesis for Reconfigurable Computing

›
Afolabi Ige, Linhao Yang, Hang Yang, Jennifer Hasler, and Cong Hao Analog System High-Level Synthesis for Energy-Efficient Reconfigurable Co...
May 17, 2023

[chapter] Systematic Design of Analog CMOS Circuits with Lookup Tables

›
Systematic Design of Analog CMOS Circuits with Lookup Tables By Paul G. A. Jespers, Université Catholique de Louvain, Belgium in Foundations...
Oct 20, 2021

[paper] CMOS floating-gate device for quantum control hardware

›
Michele Castriotta 1 , Enrico Prati 2 , Giorgio Ferrari 1 Cryogenic characterization and modeling of a CMOS floating-gate device  for quantu...
Oct 12, 2020

[chapter] Low-Voltage Analog IC Design

›
Deepika Gupta 1 Low-Voltage Analog Integrated Circuit Design Nanoscale VLSI. Book series (ESIEE) (2020) pp 3-22 DOI: 10.1007/978-981-15-793...
Aug 25, 2020

Analog IC Designer's Handbook

›
Top-Down method at work in analog IC design by Jean-Francois Debroux   Abstract: Analog IC design is one of the particular design activit...
Aug 28, 2017

[paper] Nanoscale MOSFET Modeling

›
  Nanoscale MOSFET Modeling:  Part 1: The Simplified EKV Model for the Design of Low-Power Analog Circuits C. Enz, F. Chicco and A. Pezz...
Feb 17, 2017

[call for papers] 2017 IEEE S3S Conference

›
Overview : This industry - wide event has gathered, for over 30 years, industry leaders and widely known experts, in a social - oriented ...
Feb 7, 2017

[paper] Impact of technology scaling on analog and RF performance of SOI–TFET

›
Impact of technology scaling on analog and RF performance of SOI–TFET P Kumari, S Dash and G P Mishra Advances in Natural Sciences: Nanos...
Mar 5, 2012

NDES 2012 July 11 – 13, 2012, Wolfenbüttel, Germany

›
The conference aims at stimulating and enabling scientists from all over the world to exchange know-ledge and ideas in the field of nonline...
Jan 24, 2010

ISSCC 2010 Preview: Assessing '05 predictions

›
A couple of safe ISSCC'05 bets reviewd by Don Scansen. Have ISSCC organizers learned something by looking back?
Apr 17, 2009

CMOS vs. Bipolar Operational Amplifiers: Which is best for my application?

›
CMOS, bipolar or even BiCMOS are common process technologies used for the development of operational amplifiers, and each of these process t...
Apr 15, 2009

7th IEEE EWDTS SYMPOSIUM

›
The main target of the IEEE East-West Design & Test Symposium ( EWDTS 2009 ) is to exchange experiences between the scientists and techn...
Apr 8, 2009

April 14, 2009: ESSDERC/ESSCIRC submission deadlines

›
ESSDERC/ESSCIRC submission deadlines have been moved to April 14, 2009! Visit the conference web site: http://www.essderc2009.org
Mar 30, 2009

after Analogschaltungen'09 in Hannover

›
The workshop program included following topics: Novel CMOS/BiCMOS circuit architectures for the GHz range applications Models of semicondu...