Showing posts with label
Verilog–A
.
Show all posts
Showing posts with label
Verilog–A
.
Show all posts
Jun 30, 2020
[paper] Compact Model for SIS Josephson Junctions
›
A Compact Model for Superconductor-Insulator-Superconductor (SIS) Josephson Junctions Shamiul Alam, Mohammad Adnan Jahangir and Ahmedulla...
›
Home
View web version
