Showing posts with label
compact models
.
Show all posts
Showing posts with label
compact models
.
Show all posts
Mar 5, 2024
[Open PDK] IEEE EDS DL at IISc Banglare
›
IEEE EDS/SSCS Bangalore Chapter Presents DL Series FOSS TCAD/EDA Tools SPICE and Verilog-A Modeling Flow Technology - Devices - Ap...
Dec 8, 2021
Guardian of Verilog-A Compact Models
›
on 02/02/2020, Geoffrey Coram, Staff CAD Engineer at Analog Devices and Verilog-A Recommended Practices CMC Chair was honored by Prof. Chen...
May 4, 2020
[paper] Benchmark Tests for MOSFET Thermal Noise Models
›
Scholten A.J., Smit G.D.J., Pijper R.M.T., Tiemeijer L.F. Benchmark Tests for MOSFET Thermal Noise Models In: Grasser T. (eds) Noise in...
May 3, 2016
4th Training Course on Compact Modeling
›
4th Training Course on Compact Modeling (TCCM) in Tarragona on June 27-28 2016 The 4th TCCM is partially sponsored by the DOMIN...
Feb 5, 2014
New i-MOS Release
›
http://i-mos.org/ A new release of the interactive Modeling and On-line Simulation Platform (i-MOS), version 201401 is available online . I...
›
Home
View web version
