Showing posts with label
compact model
.
Show all posts
Showing posts with label
compact model
.
Show all posts
May 17, 2022
[mos-ak] [2nd Announcement and C4P] 4th International MOS-AK/LAEDC Workshop July 3 Puebla (MX)
›
2nd Announcement and C4P Together with local online host, the LAEDC Organizers as well as all the Extended MOS-AK TPC Committee, would lik...
Oct 7, 2021
[paper] Compact Schottky-barrier CNTFET Modeling
›
Manojkumar Annamalai and Michael Schroter Compact formulation for the bias dependent quasi-static mobile charge in Schottky-barrier CNTFETs ...
Jun 8, 2021
[paper] MOSFET Threshold Voltage Extraction
›
Nikolaos Makris and Matthias Bucher (IEEE Member) On MOSFET Threshold Voltage Extraction Over the Full Range of Drain Voltage Based on Gm/I...
Jun 7, 2021
[paper] JART VCM v1 Verilog-A Compact
›
JART VCM v1 Verilog-A Compact Model User Guide Christopher Bengel, David Kaihua Zhang, Rainer Waser, Stephan Menzel Electronic Materials Res...
Apr 7, 2021
[paper] Compact Modeling as a Bridge between Technologies and ICs
›
Compact Modeling as a Bridge between Scaled Semiconductor Technologies and Advanced Designs of the Integrated Circuits AB Bhattacharyya and...
Nov 2, 2020
[paper] SPICE Compact Model for Schottky-Barrier FETs
›
Sheikh Aamir Ahsan, Member, IEEE, Shivendra Kumar Singh, Chandan Yadav, Member, IEEE, Enrique G. Marín, Member, IEEE, Alexander Kloes, Senio...
›
Home
View web version
