Showing posts with label
analog integrated circuits
.
Show all posts
Showing posts with label
analog integrated circuits
.
Show all posts
Nov 11, 2026
[paper] EKV-gm/ID Design Procedure
›
Marcello De Matteis MATLAB-Assisted EKV-gm/ID Design Procedure for Two-Stage Miller-Compensated CMOS OTAs Starting from Closed-Loop Specific...
Sep 18, 2017
[paper] Design techniques for low-voltage analog integrated circuits
›
Matej Rakus, Viera Stopjakova, Daniel Arbet Institute of Electronics and Photonics, Faculty of Electrical Engineering and Information T...
›
Home
View web version
