Sedemos News
Showing posts with label Mixed-signal. Show all posts
Showing posts with label Mixed-signal. Show all posts
Nov 6, 2023

Verilog-AMS in Gnucap

›
Mixed-Signal Modelling and Simulation with Verilog-AMS Verilog-AMS is a standardised modelling language widely used in analog and mixed-sig...
Jul 17, 2021

VSD Free Webinar - Mixed-signal RISC-V based SoC on FPGA - 23rd July, 7pm IST

›
  This 60-min webinar helps you get started with a basic mixed-signal FPGA flow, which can be extended to any complex SoC.VSD and RedwoodEDA...
›
Home
View web version
Powered by Blogger.