Showing posts with label
DRAM
.
Show all posts
Showing posts with label
DRAM
.
Show all posts
May 3, 2024
[paper] Compact Model of IDG BEOL Transistor for Capacitorless Memory
›
Lihua Xu, Kaifei Chen, Zhi Li, Yue Zhao, Lingfei Wang and Ling LiPhysics-Based Compact Model of Independent Dual-Gate BEOL-Transistors for ...
Mar 31, 2021
[webinar] "More Moore Roadmap" by IRDS and SINANO
›
IEEE EDS France, IRDS and the SINANO Institute will organize a Webinar " More Moore Roadmap " by Mustafa Badaroglu IRDS-IFT More...
Jul 2, 2020
[paper] 1T-1C Dynamic Random Access Memory
›
1T-1C Dynamic Random Access Memory: Status, Challenges, and Prospects Alessio Spessot and Hyungrock Oh (Invited Paper) IEEE TED,...
May 5, 2020
[paper] Memory Technology – A Primer for Material Scientists.
›
Schenk, Tony, Milan Pesic, Stefan Slesazeck, Uwe Schroeder, and Thomas Mikolajick Memory Technology–A Primer for Material Scientists Re...
›
Home
View web version
