Sedemos News
Showing posts with label 10nm. Show all posts
Showing posts with label 10nm. Show all posts
Jun 22, 2017

[paper] Design Strategies for Ultralow Power 10nm FinFETs

›
Design Strategies for Ultralow Power 10nm FinFETs Abhijeet Walkea a , Garrett Schlenvogtb b , Santosh Kurineca a a Department of Elect...
Feb 11, 2013

IBM, GF, and Samsung offer a glimpse of chipmaking's future

›
Below is a slide showing GF' process tech roadmap for the next little while: [ read more... ]
›
Home
View web version
Powered by Blogger.