Job Offer for Compact Modeling (april, 2012)

Remember: we are only re-posting this information, and we're not related to the offer in any other form.

Device Modeling / Compact Modeling Lead / Manager

A top tier Research Group of Semiconductor MNC - Client of HanDigital - Bangalore (Bengaluru Area, India)

Job Description

• Manage and lead a strong technical team to effectively
• Develop compact models for FETs and passive devices like diodes, resistors, inductors , capacitors
• Design testsites and define test programs for RF/DCcharacterization
• Work closely with globally integrated team ofdevice modelers, technology developers and circuit designers
• Client interfacing to address concerns on device models, PDK or circuit performance.

Desired Skills & Experience

Experience : PhD with 10 to 12 Yrs / MS with 12 to 15 Yrs
 
Total Years of relevant experience :Minimum 5 or more years of experience in Device Modeling ; Hands-on experience with RF device / circuit design  and characterization.
 
Technical Knowhow required for the job

• Strong background in semiconductor device physics and characterization particularly in silicon platform is required
• Familiarity with industry standard BSIM or PSP models
• Experience with EDA tools like Cadence, Spectre, HSpice and ADS

Additional Details :

• Excellent written & oral communication skills
• Excellent Technical leadership skills
• Direct working experience with foundries ( Desired ,  Not a Mandatory )

Company Description

Our client is Bangalore based research center is responsible for the definition and development of industry leading technologies such as Copper Interconnect, Silicon onInsulator (SOI), High-Performance Logic-Based Embedded DRAM technologies, and SiGe for RF and analog applications, and high-k material technologies.
 
The research group is also the leading organization in defining the most advanced technologies forthe 45 nm and 22 nm nodes, including research in various aspects of Lithography, strained silicon, and Magnetic RAM (MRAM). The research center develops all of semiconductor technologies including SOI, Bulk CMOS, RFCMOS, HVCMOS,SiGe HBT BiCMOS, and nanodevice technologies.

Additional Information

Posted:

April 5, 2012

Type:

Full-time

Experience:

Mid-Senior level

Functions:

Research, Engineering, Design 

Industries:

Semiconductors 

Compensation:

Best in the Industry

Referral Bonus:

• Applicable

Employer Job ID:

Device / Compact Modeling Manager

Job ID:

2815431